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Zusammenfassung 
Das elektrische Energienetz ist ein existentieller Bestandteil heutiger Infrastruktur. Die 
kontinuierliche und unterbrechungsfreie Versorgung mit elektrischer Energie ist 
grundlegend für Produktion, Kommunikation, Transport und unser alltägliches Leben. 
Die Erzeugung elektrischer Energie und der Verbrauch müssen zu jedem Zeitpunkt 
übereinstimmen, damit sich das Energienetz in Balance befindet. Fehlerströme und 
insbesondere Kurzschlussströme können diese Balance nachhaltig stören, sowie 
unterschiedliche und weitreichende Folgen für das elektrische Energienetz haben und 
die Stabilität des Netzes gefährden. Die Folgen können von kurzen Unterbrechungen 
bis hin zur Zerstörung von elektrischen Betriebsmitteln wie Transformatoren oder 
Generatoren reichen. 
Es ist daher unumgänglich Maßnahmen zu ergreifen, um Fehlerströme zu begrenzen. 
Neben etablierten Betriebsmitteln, wie Sicherungen und Drosselspulen, haben sich 
supraleitende Strombegrenzer zu einem kommerziell erhältlichen Betriebsmittel zur 
Kurzschlussstrombegrenzung entwickelt. Supraleitende Strombegrenzer begrenzen 
Kurzschlussströme zuverlässig und schnell (innerhalb der ersten Halbwelle) und bieten 
darüber hinaus die Möglichkeit nach Begrenzung des Fehlerstromes die 
Energieübertragung fortzusetzen („recovery under load“). 
Es existieren verschiedene Typen von supraleitenden Strombegrenzern, die 
Gegenstand von Forschung und Entwicklung sind. Diese Arbeit beschreibt die 
Funktionsweise und den Aufbau eines „Air Coil Superconducting Fault Current Limiter“ 
(AC-SFCL), sowie die Auslegung, den Entwurf und Test eines 60 kVA, 400 V, z = 6% 
AC-SFCL Demonstrators. Der AC-SFCL ist ein supraleitender Strombegrenzer mit 
induktiver Widerstandseinkopplung. Hierzu werden zwei Solenoidwicklungen mit 
gleicher Bauhöhe konzentrisch angeordnet bzw. ineinander gestellt. In einer Wicklung 
aus nicht-supraleitendem Material, der Primärwicklung, fließt der Transportstrom bei 
Raumtemperatur. Diese wird von der zweiten, supraleitenden Wicklung, der 
Sekundärwicklung, abgeschirmt. Im Normalbetrieb besitzt der AC-SFCL durch die 
Abschirmung eine sehr niedrige Impedanz. Im Begrenzungsfall geht die supraleitende 
Sekundärwicklung in den normalleitenden Bereich über und entwickelt einen großen 
Widerstand. Damit steigt die Impedanz des AC-SFCL und begrenzt effektiv den 
Kurzschlussstrom. 
In dieser Arbeit werden zwei Anwendungsfälle unterschieden. Eine Möglichkeit 
besteht darin eine Drosselspule mit einem supraleitenden Einsatz nachzurüsten. Dieses 
als Retrofit bezeichnete Vorgehen wertet die Drosselspule zu einem AC-SFCL auf. Im 
Normalbetrieb ist die Impedanz der Drosselspule so weit reduziert, dass sie für das Netz 
nahezu unsichtbar wird. Dies minimiert die Netzrückwirkungen der Drosselspule und 
verbessert die Stabilität des Netzes. Tritt ein Fehlerstrom auf wird der Supraleiter im 
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Einsatz normalleitend und die Impedanz steigt. Damit wird der Fehlerstrom effektiv 
begrenzt. 
Die zweite Möglichkeit besteht darin den AC-SFCL von Grund auf neu zu entwerfen. 
Hierbei wird die Geometrie der Primärwicklung derart optimiert werden, dass die 
Impedanz im Normalbetrieb weiter sinkt im Vergleich zum Retrofit. Die Impedanz und 
Strombegrenzung im Fehlerfall bleiben dabei erhalten. 
Um einen AC-SFCL auszulegen werden die nötigen Entwurfsgleichungen aufgestellt 
und in einem Entwurfsgang zusammengefasst. Mit Hilfe dieses Entwurfsganges wird 
dann ein 60 KVA, 400 V, z = 6% AC-SFCL Demonstrator berechnet, konstruiert und 
anschließend gebaut. Durch Kurzschlussversuche mit dem Demonstrator konnte die 
Funktionsweise untersucht, das Prinzip des Begrenzers belegt und die Ergebnisse des 
Entwurfsganges verifiziert werden. 
Weiterführende experimentelle Untersuchungen mit „Power Hardware-in-the-loop“ 
(PHIL) bestätigen die Messergebnisse der Kurzschlussversuche und bescheinigen dem 
AC-SFCL die gleiche Strombegrenzungsfähigkeit bei symmetrischen und 
unsymmetrischen Kurschlüssen in einem dreiphasigen System. 
Abschließend werden mit den Entwurfsgleichungen konzeptionelle AC-SFCLs 
Designs von Begrenzern für Mittel-, Hoch-, und Höchstspannung vorgestellt und 
insbesondere der Retrofit mit einem Entwurf mit neu konzipierter Primärwicklung 
verglichen. 
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1 Introduction, motivation and scope 
of work 
Generation, transfer and distribution of electrical energy is a vital task for the 
infrastructure, industry and our daily lives. The demand of electrical energy must be 
satisfied continuously without any interruption and the balance between generation and 
consumption must be well preserved. Fault currents can severely harm this stable 
condition of the power grid, because they can cause power outages and even blackouts. 
They pose a vital threat for the power equipment, like transformers and generators and 
replacing such power equipment can be costly. An interruption of the supply with electric 
energy caused by a fault current can lead to costs, which are significantly higher than 
the value of the actual delivered power. These costs mainly depend on interruption 
duration, interruption time (e.g. nighttime or daytime) and affected customers (e.g. 
residential or industrial). The costs of power outages (“value of lost load”) have been 
assessed by several studies in Europe and the US for different scenarios [HE06], 
[NKB07], [BH09], [LT11], [PHE11], [RSS12], [ZP12], [RIA13]. 
Fault currents have various reasons, with the short-circuit currents, which can easily 
reach 20 times the nominal current, probably being the most severe ones. Especially in 
growing urban areas with high power densities installed devices and measures to limit 
short-circuit currents reach their technical limits. For this reason superconducting fault 
current limiters are a viable option to cope with the challenge to effectively limit short-
circuit currents at increasing short-circuit capacity. 
Established and implemented measures differ in behavior and applicability on 
different voltage levels. For low and medium voltage levels, fuses are a conventional 
and common measure to limit fault currents. They react fast (within the first half cycle), 
self-triggered and limit fault currents reliably. The disadvantages are the necessity to 
change the fuse after the fault and the limitation to medium voltage. Air core reactors 
are a common and commercially available measure to limit fault currents on all voltage 
levels. In principle an air core reactor is a coil made of copper or aluminium, limiting the 
current due to their impedance, which is mainly reactive. This impedance however does 
not only take effect during fault current limitation, but also during normal operation. The 
result is a voltage drop and reactive losses, which needs to be compensated, normally 
by feeding with a higher voltage. As a consequence air core reactors cannot be applied 
with any desired impedance, otherwise the reactive voltage drop and the decreased 
power transfer capability may considerably decrease the system stability and cause 
system perturbations. Therefore the voltage drop of an air core reactor usually ranges 
from 3% to 10% of the rated voltage. 
Superconducting fault current limiters (SFCLs) have been field tested and are on the 
verge of becoming a commercial and accepted measure to limit fault currents. In general 
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SFCLs offer fast (within the first half cycle) and reliable current limitation, while 
maintaining a low impedance during normal operation. SFCLs can not only limit a fault 
current, but also allow the continuous transmission of power after the fault (recovery 
under load). Possible applications in power grids have been identified, investigated 
[SID95], [BSS97], [NO99], [LBS03], [KYT05] and several different types of SFCLs are 
subject to research and development [Mor13], [EPRI09], [NS07], [NP97], [GR93]. Each 
of these types implements a different approach to limit fault currents (e.g. resistive or 
inductive fault current limitation), which implies possible advantages and disadvantages.  
This work proposes the air coil superconducting fault current limiter (AC-SFCL) as a 
measure to effectively limit fault currents. The AC-SFCL aims to overcome the 
disadvantages of the air core reactor by retrofitting it with a secondary, short-circuited 
superconducting winding. The transport current is conducted through the air core 
reactor, which acts as a primary winding and induces a current in the secondary 
superconducting winding. During normal operation the secondary winding shields the 
primary winding and lowers the impedance significantly. If a fault current occurs the 
induced current quenches the secondary superconducting winding, generates a 
resistance and the shielding collapses. The result is a combined resistive-inductive 
limitation of the fault current. The mechanism in the secondary winding is essentially the 
same as in the resistive type SFCL (the transition from superconducting to normal state). 
However since the windings of the AC-SFCL are inductively coupled the mutual 
inductance of both coils limits the fault current as well. The inductive coupling introduces 
another advantage: No current leads are necessary for the operation. This reduces the 
losses tremendously, and only the AC losses of the REBCO tapes and the losses in the 
primary winding as well as the heat transfer through the cryostat contribute to the losses 
during operation. 
The main objectives of this work are: 
 Develop the necessary theoretical background and equations for the design of 
the AC-SFCL. Compile the equations into a design method. 
 Design an AC-SFCL demonstrator and perform short-circuit tests to verify and 
prove the concept of the limiter. 
 Validate the calculated results with the measurements and improve the design 
process, if necessary. 
 The obtained results serve as a foundation for conceptual designs of AC-SFCLs 
for different voltage levels. 
The fundamentals of technical superconductors relevant for the application in a SFCL 
and the principle of the AC-SFCL are presented in chapter 2. The definitions of the 
critical values of a superconductor and the structure of REBCO conductors, which are 
closely connected to the electrical parameters of the AC-SFCL are important for the 
operation and understanding of the AC-SFCL. The chapter also describes common 
measures for fault current limitation and the state-of-the-art of SFCLs. 
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Chapter 3 focuses on the derivation of the design equations. A key role in the calculation 
of the AC-SFCL is the development of design equations. These design equations allow 
the calculation of the electrical parameters depending on the geometrical parameters. In 
order to describe the electrical behavior, an equivalent circuit diagram is deployed, which 
is derived from the transformer design and incorporates the properties of 
superconducting REBCO tapes. Since AC-losses are one important loss mechanism, 
equations are presented for their calculation. The design equations are ordered in such 
a manner, that the AC-SFCL can be calculated automatically by specifying the 
deployment (voltage level, rated power, etc.), variation of geometrical parameters and 
the properties of the REBCO tapes. Hereby two possible applications are addressed 
independently: The retrofit of a commercially available air core reactor and the design 
with an improved primary winding in order to improve the electrical parameters, namely 
the ratio between impedance during fault and during normal operation. 
The equations and the design method are used to design a S = 60 kVA, V = 400 V 
and z = 6% AC-SFCL demonstrator. Chapter 4 describes the design of the demonstrator 
and the measurements performed. The preliminary investigations included 
characterization of the REBCO tapes, manufacturing a small test setup as well as 
soldering and quenching of single superconducting short-circuited REBCO rings. Using 
the equations presented in chapter 3 the AC-SFCL demonstrator is designed meeting 
the specification and at the same time keeping a compact geometry. With the final design 
a simulation was performed to estimate the current limiting capability. First load 
measurements were performed to verify the expected significant lower impedance of the 
AC-SFCL demonstrator during load compared to the air core reactor (primary winding 
only). After the normal operation was confirmed, short-circuit test have been performed 
and the current limiting capability was investigated. Therefore, short-circuit 
measurements have been performed and were varied in terms of prospective current, 
fault duration and fault angle. The results are compared to the simulation and the 
calculated steady-state design values in order to prove the concept of the AC-SFCL and 
the design approach. 
Additional tests were performed in a power hardware-in-the-loop system (PHIL) after 
the successful short-circuit tests of the AC-SFCL. Chapter 5 describes the basics of such 
a PHIL system, which is a combination of the measurement of a single power device, 
such as the AC-SFCL demonstrator, and a real-time simulation of a surrounding power 
grid for example. This allowed to investigate the performance of the AC-SFCL in real 
power grids for symmetrical and unsymmetrical short-circuits. A major challenge was to 
find an interface algorithm, which represents the AC-SFCL in the simulated environment 
correctly, delivers reliable results and enables a stable operation of the system. Once a 
suitable interface algorithm was found, a three phase system with a transient model of 
a generator was implemented in the real-time simulation environment. One of the phases 
was connected to the power hardware and the physical AC-SFCL demonstrator, while 
the other phases were connected to the simulated AC-SFCLs. The AC-SFCL 
demonstrator was subject to real fault currents and the generated impedance during a 
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fault was fed back into the simulated system and applied to the simulated AC-SFCLs, if 
subject to the fault as well. 
Future prospects of AC-SFCLs are explored in chapter 6 with conceptual designs for 
medium, high and ultra-high voltage. The objective of the conceptual designs is to 
examine the feasibility and advantages of the AC-SFCL for different voltage levels in 
general. For each voltage level the retrofit of an air core reactor is compared to a design 
with improved primary winding in terms of impedance during normal operation and fault 
limiting operation, losses and superconductor demand. Hereby the influence of the major 
parameters of the REBCO tape and the geometrical parameters of the primary winding 
(for the improved design) are varied and their influence on the impedances is explored. 
The results of this work are summarized in chapter 7 along with future prospects. 
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2 Fundamentals of superconductors 
for applications and state-of-the-art 
fault current limitation 
Superconductors include a variety of elements and compounds. The first 
superconducting material, mercury, was discovered by Heike Kamerlingh Onnes in 1911 
[Onn12]. He discovered, that mercury had no measureable resistance at a temperature 
of T = 4.15 K. The non-measureable resistance below a certain temperature, the so 
called critical temperature Tc, is one criterion to determine, if a material or compound is 
considered a superconductor. The second criterion is the behavior in magnetic fields, in 
which a superconductor shows ideal diamagnetic behavior while in superconducting 
state [MO12]. Exposed to an increasing external magnetic field two types of 
superconductors can be distinguished. In type I superconductors the external magnetic 
field penetrates the superconductor abruptly and the superconductor transits to normal 
state, if the external magnetic field exceeds the critical magnetic field Hc1. In type II 
superconductors the magnetic field penetrates the superconductor in flux vortices 
exposed to magnetic fields higher than the critical magnetic field Hc1 [Ber87]. This 
penetration continues until the superconductivity breaks down at the critical magnetic 
field Hc2. The critical current Ic is the third critical value of a superconductor. For transport 
currents above the critical current Ic the superconducting state vanishes. The critical 
values are described in more detail in chapter 2.1.1. 
Only a few of the discovered superconducting materials have been found suitable for 
industrial applications. The so called low temperature superconductors (LTSCs), namely 
Niobium-Titanium (NbTi) and Niobium-Tin (Nb3Sn), are relevant for magnet applications 
such as magnet resonance imaging (MRI), nuclear magnetic resonance (NMR), 
accelerator magnets and magnets for fusion reactors. The critical temperature of NbTi 
is Tc = 9 K and of Nb3Sn is Tc = 18 K. A common coolant for operation of the LTSCs is 
liquid helium (4.15 K), which requires a large cooling power and therefore high 
investment and operational costs. This is a substantial disadvantage and eliminates 
LTSCs as an option for applications in the field of electrical power engineering. 
In 1986 the Ba-La-Cu-O was discovered by Bednorz and Müller with a critical 
temperature of Tc = 35 K [Bed86] . This discovery was followed by the discovery of 
YBa2Cu3O7-δ (Tc = 92 K) in 1987 and Bi2Sr2Ca1CuOy (Tc = 92 K) and Bi2Sr2Ca2Cu3Oy 
(Tc =110 K) in 1988 [WAT87], [Mae88]. The crucial advantage of these materials is the 
possibility to cool them with liquid nitrogen. Liquid nitrogen boils at T = 77.4 K under 
ambient pressure, which allows cost-effective cooling and makes them an attractive 
option for applications in the field of electrical power engineering. BSCCO bulk material 
could be successfully applied for SFCLs [EBW01], [EBN03]. Wires or tapes based on 
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BSSCO are not suitable for resistive type SFCLs, since the BSCCO material is 
embedded in a highly conductive silver matrix (about 70% of the cross-section of the 
wire), which generates an insufficient resistance during fault operation. For the 
application in the AC-SFCL only high temperature superconductors (HTS) based on 
REBCO conductors were considered. In this work the RE stands for rare earth, which 
includes materials as Yttrium, Dysprosium or Gadolinium. The major properties relevant 
for applications of REBCO are described below. 
2.1 High temperature superconductors for applications 
2.1.1 Critical values of technical superconductors 
The superconducting state of a superconductor can only be maintained, if 
temperature, current and magnetic field remain below their corresponding critical values. 
Figure 2.1 shows qualitatively the resistance depending on temperature for a 
conventional conductor and a superconductor as well as three definitions of the 
critical temperature Tc. 
 
Figure 2.1: (A) Resistance depending on temperature for superconductors and normal conductors and 
(B) magnification around the transition and different definitions of the critical temperature 
[Cav98] 
In case of the conventional conductor the resistance decreases with temperature until 
at a residual resistance is remaining at T = 0 K. The resistance R of a superconductor 
shows a decrease with decreasing temperature T until the so called critical temperature 
Tc is reached. At T = Tc the resistance drops almost instantaneously to non-measurable 
values and the superconductor is considered to be in superconducting state. As long as 
the temperature remains below Tc the superconductor remains in superconducting state. 
If the temperature rises again and exceeds critical temperature Tc the superconductor 
2.1 High temperature superconductors for applications 
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becomes normal conducting again. This transition from superconducting to normal state 
is called a quench. This transition is not ideally vertical and several definitions for the 
critical temperature exist [Cav98]: 
 the temperature Tc,onset, where the superconductor first starts to show highly non-
linear behavior 
 the temperature Tc,50 at which the electrical resistivity is dropped to 50% of the 
normal conducting regime 
 the critical temperature Tc,0, where the electrical resistivity has measurable the 
first time coming from lower temperatures 
In this work the definition of the critical temperature Tc,50 is used. 
Superconductors in superconducting state can carry a substantial higher current 
density than normal conductors like copper [LGFP01]. The current carrying capability of 
a superconductor in superconducting state is limited by its critical current Ic or critical 
current density jc respectively. Figure 2.2 (A) shows the characteristic dependency of 
current density on an electric field E. 
 
Figure 2.2: (A) Definition of the critical current density jc and (B) definition of the n-value 
The transition from superconducting to normal state is not occurring instantaneously, 
but can be described by the so called power law: 
Herein the n-value is a material specific parameter. The definition of the n-value is 
shown in Figure 2.2 (B). Typical n-values for REBCO conductors are in the order of up 
to 40 [SCX08]. In commercial available REBCO tapes the critical current Ic is not uniform 
along the tape length, but deviates within a few percent [ZLF11]. 
𝐸 = 𝐸c ∙ (
𝐼
𝐼c
)
n
 (2.1) 
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Superconductors displace the magnetic field outwards and show ideal diamagnetic 
behavior. Once the magnetic flux density exceeds the critical flux density Bc of the 
superconductor the magnetic field penetrates the superconductor and eventually the 
superconducting state collapses. Superconductors can be classified in two different 
types regarding the critical magnetic field. The behavior of a so called type I 
superconductor is shown in Figure 2.3 (A). If a type I superconductor is exposed to a 
magnetic field, it displaces the magnetic field until the critical magnetic flux density Bc1 
is reached. At Bc1 the superconducting state collapses instantaneously and the magnetic 
field penetrates the superconductor completely. The superconductor is then in the 
normal phase. The critical magnetic flux density Bc1 of type I is exceeded by the magnetic 
field of small transport currents. This makes type I superconductors ineligible 
for technical applications. 
 
Figure 2.3: Behavior in an external magnetic field of (A) type I superconductors and 
(B)  type II superconductors 
The behavior under exposure of an external magnetic field of type II superconductors 
is shown in Figure 2.3 (B). If the magnetic flux density Ba exceeds the critical magnetic 
field Bc1 the magnetic field starts to penetrate the superconductor in quantified flux lines. 
These flux lines are vortices with a normal conducting center. The magnetic field starts 
penetrating the superconductor from the outside to the center. With increasing magnetic 
field the number of flux lines is increasing as well until the superconductor is fully 
penetrated at the magnetic flux density Bc2. In magnetic fields above Bc2 the 
superconductor is in the normal phase. The transitional region between Bc1 and Bc2 is 
called Shubnikov phase. Generally, all technical superconductors are type II 
superconductors, which are operated in the Shubnikov phase. 
For the operation of superconductors in applications, such as superconducting fault 
current limiters, it is necessary to ensure, that the temperature, current and magnetic 
field do not exceed their respective critical values, otherwise the superconducting state 
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will break down immediately. Figure 2.4 shows the combination of all three critical 
parameters according to [Kom95]. 
 
Figure 2.4: Combination of all three critical values to determine the point of operation with safety 
margins according to [Kom95] 
The critical values are actually depending on each other. The critical magnetic flux 
density Bc2 can be approximated by [Kom95] 
Accordingly the critical current density jc can be expressed depending on the magnetic 
flux density B at constant temperature T [KHS63] 
Herein β0 and B0 are constants. For the application of REBCO tapes and technical 
superconductors in general it is crucial to know the critical values of the conductor and 
to provide a reasonable safety margin during normal operation. 
2.1.2 Structure of REBCO conductors 
The structure of REBCO conductors is a result of the manufacturing process and the 
need for electrical, thermal and mechanical stabilization. A REBCO based conductor 
consists of several layers of different materials on top of each other, wherein each layer 
or material fulfills one specific need [RLS13], [HXS10]. 
𝐵c2 = 𝐵c2(𝑇 = 0) ∙ [1 − (
𝑇
𝑇c
)
2
] (2.2) 
𝑗c =
𝛽0
𝐵 + 𝐵0
 (2.3) 
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The base material of the conductor is stainless steel or a nickel compound used as a 
substrate. On this substrate a buffer layer and then the superconductor material is 
applied. A silver layer directly on the superconducting layer provides mechanical 
protection, electrical and thermal stabilization and serves as diffusion barrier during the 
manufacturing process. Thermal and electrical stability can be further improved and 
tweaked by a coating copper layer. Figure 2.5 shows this typical layered structure of a 
REBCO tape. 
 
Figure 2.5: Typical layered structure of a REBCO conductor. Thickness and width of the layers are not 
to scale 
The substrate is typically made of nickel-wolfram alloys or nickel-chrome-
molybdenum, between 50 µm and 100 µm thick and provides the necessary mechanical 
stability and flexibility of the conductor, since the REBCO itself is rather brittle [DSH10], 
[SDG14]. Ideally the substrate has a high resistance and is non-magnetic in order to 
minimize AC-losses [AMS00], [DGL05]. The buffer layer separates the REBCO from the 
substrate. It is responsible for the correct orientation of the REBCO lattice and prevents 
contamination of the superconducting layer e.g. due to diffusion processes from the 
substrate. The orientation of the lattice must be maintained along the length of the tape 
in order to enable the superconductivity of the REBCO layer. This is achieved by 
texturing the surface of the buffer layer or the surface of the substrate directly. Different 
manufacturing methods for commercially available REBCO tapes are established. In Ion 
beam assisted deposition (IBAD) and inclined substrate deposition (ISD) processes the 
texturing is implemented in the buffer layer, while the rolling assisted biaxial textured 
substrate (RaBiTS) process implements the texture within the substrate [Scha09]. 
Depending on the manufacturing process the REBCO tape parameters and performance 
may vary in terms of mechanical stability, magnetization, AC-losses, and throughput 
[GAK01], [XKZ09], [XSM09], [RLT09], [SCK11], [ZLF14]. The thickness of the buffer 
layer varies between 0.2 µm (IBAD and RaBiTS) and 3 µm (ISD). 
The REBCO elementary cell has an orthorhombic perovskite structure, wherein the 
CuO planes are the decisive structural factor for the superconductivity [LGFP01]. Due to 
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the texturing the elementary cells are aligned in such a way, that these CuO planes are 
in parallel to the substrate. Hence, the REBCO tape shows an anisotropic behavior with 
stronger superconductivity parallel to the REBCO tape than in perpendicular direction. 
During the manufacturing process the REBCO elementary cells form a polycrystalline 
structure on the substrate with grain boundaries. The critical current Ic of the REBCO 
tapes is dependent on the orientation of these grain boundaries [DCML88]. For 
reasonable lengths of REBCO conductors angles of 6° to 7° have been reported 
[SCX09]. Doping of the REBCO, for example with zirconium oxide, allows improving the 
properties of the tape in terms of reduced dependency of the critical current Ic on the 
angle of an external magnetic field [SCK11]. The superconducting layer has a typical 
thickness of 1 µm to 2 µm [SCX09]. 
The superconducting layer is in general mechanically protected and electrically and 
thermally stabilized by a silver layer (or a gold layer in special cases), which is applied 
by e.g. sputtering. The silver layer ranges from a typical thickness of 2 µm up to 6 µm. 
Copper, Brass and stainless steel are suitable materials in order to provide additional 
electrical, thermal and mechanical stabilization. 
For the application in a superconducting fault current limiter the determination of the 
thickness of the electrical and thermal stabilization is a vital part [APY07]. During fault 
limitation the current transits from the superconducting layer to the stabilization layer(s). 
Due to the resistance of the stabilization ohmic losses occur and therefore joule heat is 
generated. A good thermal stabilization is important in order to quickly dissipate the heat 
before hot spots are developed and eventually cause the burn-out the REBCO tape. The 
thermal stability can be improved by increasing the thickness of the copper and silver 
stabilization layer. On the contrary a high resistance, and therefore a low thickness of 
the copper and silver layer, is beneficial for the current limitation of a fault current. 
Consequently the determination of the thickness of both stabilization layers is mostly a 
compromise between sufficient thermal stability and sufficient resistance to effectively 
limit a fault current. 
2.1.3 State-of-the-art REBCO conductors 
As described in chapter 2.1.2 the REBCO crystals must be aligned in a proper manner 
to enable the superconductivity. Furthermore REBCO is rather brittle and requires 
mechanical, thermal and electrical stabilization. These constraints make the 
manufacturing of REBCO tapes a challenging task. Commercially available REBCO 
tapes differ in several aspects, such as geometry, maximum and homogeneity of critical 
current Ic and stabilization. This allows a certain degree of customization towards the 
application. Nowadays, REBCO conductors are ready for applications, but the REBCO 
conductor must be evaluated carefully in order to decide if it meets the requirements. 
REBCO conductors are available from several commercial suppliers, among them 
American Superconductors (AMSC), Bruker EST, Fujikura, SuNAM, SuperOX, 
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Superpower and Theva. The technical data provided by selected manufacturers is 
summarized in Table 2.1. 
A few suppliers are capable of manufacturing pieces of up to couple of hundred meters. 
The price of a REBCO tape has dropped in the recent years from > 300 $/(kAm) [Sel10] 
to ~150 $/(kAm) [Moo14].  
A few companies claim to ramp up their production and manufacture a single piece 
length of ≥ 1000 m in the next two years and ≥ 2000 m in the next five years. In the same 
time the critical current is expected to increase to Ic ≥ 700 A at 77 K in self-field for 
REBCO tapes with 12 mm width. The price however is predicted to decrease and meet 
the 50 $/(kAm) for market entrance [Moo14], [Haz14]. 
It is expected, that other suppliers will have no other option than follow this trend and 
try to optimize their production process towards increasing piece length and better 
overall tape performance. 
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2.2 Conventional current limitation 
In today’s electrical power grids several conventional measures have been 
implemented or are subject to research and development in order to effectively and 
reliably limit fault currents. Figure 2.6 shows an overview of possible measures to 
effectively limit fault currents adopted from [CIG12]. 
 
Figure 2.6: Overview of fault current measures according to [CIG12] 
The major non-superconducting devices to limit fault currents are discussed hereafter, 
the major types of superconducting fault current limiters are discussed in chapter 2.3. 
Fuses 
Fuses are a common, fast and cost-effective measure to limit the first peak of fault 
currents for low and medium voltages (< 36 kV), which limit the fault current using a 
melting conductor embedded in quartz sand. During normal operation the fuse has a 
negligible impedance. In case of a fault current, which is substantially higher than the 
rated current, the metal inside the fuse is heated and the resistance of the conductor 
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changes rapidly. Within a finite time tmelt [AMS15] the heat generated in this process 
melts the conductor and extinguishes the fault current within a finite time text with a 
lightning arc. This melting process is completed within a fourth half-cycle, essentially 
preventing the fault current from reaching its unlimited peak. Fuses are designed in such 
a way, that the following extinguishing process takes usually around text < 10 ms 
[Heu07a]. 
The major disadvantage of fuses is their one time use. After a fault current is limited 
the fuse must be replaced manually. Utilities must intervene and the time needed for 
replacement can be costly due to e.g. interrupted industrial processes. Currents, which 
are not substantially higher than the rated current may trigger a slower release process. 
This time-current dependent behavior allows short-termed currents higher than the rated 
current like inrush currents for example, but must be taken into account when applying 
fuses. Furthermore, fuses cannot be applied, if fault currents can occur, which exceed 
the breaking capacity of the fuse. In this case the lightning arc might not be extinguished 
automatically and the fault current is not interrupted properly. This generally prevents 
the use of fuses in high voltage grids. 
Solid state breakers 
Solid state breakers use high power semiconductors to limit fault currents. Possible 
switching devices for this kind of fault current limiter are gate turn-off (GTOs) thyristors, 
integrated gate commutated thyristors (IGCTs) and insulated gate bipolar transistors 
(IGBTs).The fault current limitation is achieved by actively triggering the switching 
devices and commutate the fault current into a dedicated current-limiting branch or 
dedicated energy absorbing device [KSD12]. A variety of circuit topologies are suitable 
to limit fault currents and are under research and investigation [AS12]. An example of 
such a circuit or topology is shown in Figure 2.7 using a GTO [MSD04]. 
 
Figure 2.7: Topology of an SSFCL based on a GTO and diode bridge rectifier circuit. The GTO is placed 
in the DC branch parallel to a varistor [MSD04] 
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The current limiting circuit is placed in the DC branch of a diode rectifier bridge circuit, 
which contains the GTO and a varistor connected in parallel. During normal operation 
the AC current is conducted through the circuit, and the rectified DC current flows 
unidirectional through the GTO. If a fault occurs the GTO is turned off and the current is 
commutated into the varistor branch, which limits the current. 
On-state losses occur during normal operation. The losses and costs increase with 
voltage and current, since for higher voltages more semiconductor devices must be 
connected in series until the cumulated blocking voltage of the devices exceeds the 
grid voltage. 
Air core reactors 
Basically air core reactors (ACR) are a solenoidal coil with a winding made of 
conventional conductor like copper or aluminum. Usually the air core reactor is designed 
in such a way, that the resistance of the winding is much lower compared to the 
reactance. Nevertheless, ohmic losses occur in in the winding and heat the conductor. 
Therefore, the surface of the winding must be large enough to allow a sufficient heat 
transfer to the surrounding air. Figure 2.8 (A) shows the typical structure of an air core 
reactor. The winding is divided into sections separated by an air gap to increase the 
surface and improve the cooling. Within the winding sections the current carrying cross-
section of the conductor is separated in several wires to facilitate the winding process 
by lowering the necessary bending force. 
 
Figure 2.8: (A) Schematic of an air core reactor and (B) equivalent circuit with annotations for 3 air core 
reactors in Y-connection 
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By variation of the geometry air core reactors can be designed for any apparent 
power, voltage level and impedance. The rated three phase power of the ACR can be 
calculated by 
Herein Vn is the nominal line voltage, In the nominal current conducted through the ACR 
(compare Figure 2.8 (B)). The relative voltage drop vACR across the air core reactor can 
be calculated by 
Wherein ZACR is the impedance of the air core reactor. Assuming, that the air core reactor 
is mainly inductive the impedance can be replaced by the reactance in eq. (2.5) and the 
insertion of eq. (2.4) gives 
Herein the reference voltage drop vACR is equal to the reference impedance zACR. 
Furthermore, if the resistance of the winding is negligible compared to the reactance the 
voltage drop can be assumed as purely inductive and thus only determined by 
geometrical parameters. 
The impedance of the air core reactor, which is necessary for effective fault current 
limitation, however, applies during normal or load operation as well. The resulting voltage 
drop during normal operation decreases the system stability, the maximum power 
transmission and generally cause system perturbations. For this reason the reference 
impedance of commercial air core reactors is usually in the range from 3% to 10%. 
2.3 State-of-the-art superconducting fault 
current limiters 
The electrical properties of superconductors, namely the transition from 
superconducting to normal state, can be utilized in several ways to effectively limit a fault 
current. However, the operational behavior of all different types of SFCLs is the same 
as shown in Figure 2.9. 
During normal operation the transport current is not affected by the SFCL. As soon 
as a fault occurs the current is rising. If no measures are taken to limit the fault current 
reaches the prospective current ip in the first half cycle. Using a fault current limiter the 
prospective current ip is limited, effectively reaching the limited current peak ilim, which is 
𝑆ACR = √3 ∙ 𝑉n ∙ 𝐼n (2.4) 
𝑣ACR =
𝑉ACR
𝑉n √3⁄
=
𝑍ACR ∙ 𝐼n
𝑈n √3⁄
 (2.5) 
𝑣ACR =
𝑋ACR ∙ 𝑆ACR
𝑉n2
 (2.6) 
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significantly lower than ip. The ratio of ip/ilim depends on the type of the fault current limiter 
and design implementation. The unlimited fault continues until the fault is cleared in a 
controlled manner by opening a breaker. In any case, the load flow is interrupted. 
 
Figure 2.9: Operational modes of a superconducting fault current limiter. The red curve shows the 
unlimited fault current and the blue curve the limited fault current 
A SFCL is capable of controlling the fault current through the whole duration of the 
fault and continue with normal load after the fault. This operation is called recovery under 
load. The recovery time mainly depends on the type of SFCL, design implementation, 
fault duration and prospective current. 
Resistive type SFCL 
The resistive SFCL directly uses the transition of a superconductor from 
superconducting state to normal conducting state, if a current is higher than the critical 
current Ic. The principle of the resistive type SFCL is shown in Figure 2.10. 
During normal operation the load current is carried exclusively by the superconductor 
in superconducting state with no measureable resistance (Rsc = 0). If a fault current 
occurs the superconductor transits to normal state and develops a high resistance Rsc. 
As a result, the current is commutated to a parallel resistance Rpar. In case of REBCO 
tapes Rpar is determined by the thickness of the silver and a possible copper layer or an 
external shunt. To protect the complete REBCO tape an additional impedance Zs can 
be connected in parallel, such as an air core reactor for example [NSK09]. 
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Figure 2.10: Circuit diagram of a resistive type SFCL with parallel impedance Zs and circuit breakers 
Resistive type SFLCs can be built relatively compact and have negligible impedance 
during normal operation. The major drawback of the resistive type SFCL is, that they 
require current leads from room temperature to the operating temperature of the 
superconductor (77 K for LN2 bath). This causes substantial losses through the current 
leads during normal operation mode. Due to the quenching of the superconductor the 
recovery time can last up to several seconds [SKN07], [BNK11]. 
Resistive type SFCLs can currently be considered the most mature type for medium 
voltage applications. Feasibility research and conceptual designs have been reported 
even before the discovery of HTS [GF78]. The research and development has been 
continued ever since resulting in wide field testing [BEB05], [BBW05], [NSK09], [HYY11], 
[EKB12], [MBA13], [MBA15] and commercial availability nowadays [DKH10], [BHK11], 
[BBD11], [BHS15]. 
DC biased iron core type SFCL 
The DC biased iron core SFCL uses an arrangement of a superconducting coil and 
two normal conducting coils coupled with iron cores as shown in Figure 2.11 (A). The 
load current IAC flows through the normal conducting coils, which are connected to the 
power system. A DC-current IDC in the superconducting coil saturates both iron cores. 
Hereby the current IDC must be high enough to maintain the saturated state during 
normal operation. Hence the magnetic flux density is only oscillating in a small region of 
the B-H curve as indicated in Figure 2.11 (B). In this region the permeability µr is 
approximately that of air and therefore the impedance of the AC coils is comparable to 
that of air core reactors. During a fault the current rises and de-saturates the iron core, 
moving to a region with a high permeability µr. The impedance increases accordingly 
and limits the fault current. [MD09]. 
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Figure 2.11: (A) Schematic of the saturated iron core SFCL for single phase and (B) qualitative 
magnetization curve with regions of operation according to [MD09] 
The saturated iron core SFCL offers almost immediate recovery, because the 
superconductor is not quenched during fault the. The high current carrying capability of 
superconductors and no AC-losses allows to keep the needed conductor material and 
cooling power low. However the need for an iron core makes this kind of SFCL relatively 
heavy and induced currents in the superconducting coil during fault operation must 
be suppressed. 
The concept of the DC biased iron core SFCL was first successfully tested in 1982 by 
a 3 kV, 550 A working prototype, which proved the concept [RPB82]. This original design 
could be improved in terms of size and protection of the superconducting coil [HDB05], 
[RFW07], [MD09]. First saturated iron core SFCL have been reported to be in the stage 
of field testing [XHW11], [MRD11], [XGS13]. 
Shielded iron core SFCL 
Basically the shielded iron core SFCL is an inductive type SFCL. The load current is 
conducted in a conventional solenoid winding. A superconducting winding is coupled to 
the conventional winding via an iron core as shown in Figure 2.12. During normal 
operation the induced current is lower than the critical current Ic of the superconductor. 
This is effectively shielding the iron core, compensating the magnetic flux within the iron 
core. Hence the impedance of the iron core SFCL during normal operation is only 
determined by the leakage flux between the windings. In case of a fault current the 
induced current quenches the superconductor and a resistance is generated as it is the 
case for the resistive type SFCL. The shielding collapses and the fault current is limited 
by an impedance generated by the magnetized inductance of the iron core and the 
resistance of the superconducting winding in normal state. 
2.3 State-of-the-art superconducting fault current limiters 
21 
 
Figure 2.12: (A) Schematic of the shielded iron core SFCL and (B) equivalent circuit diagram 
An advantage of this concept is the absence of current leads to low temperatures, 
which reduces the cryogenic losses compared to the resistive type SFCL. By adjusting 
the number of turns of both windings the superconductor in the secondary winding can 
be exposed to lower voltages and higher currents, which is beneficial for the use of 
superconductors. The use of an iron core makes this type of SFCL rather heavy and in 
size comparable to a transformer of the same power rating. 
The investigation of the shielded iron core SFCL started in the early 1990s [BFP91], 
[FBA93]. Working prototypes and demonstrators have been reported in the same 
decade [MSG95], [IO95], [CWN97], [KI97] and one SFCL has been field-tested for one 
year [PLR97]. The research on this SFCL type has continued since then, but remains 
within theoretical investigations, lab-scale experiments and models [SMV04], [KJK05], 
[UMD09], [SMC10], [WJK14]. 
Coreless inductive SFCLs 
Coreless inductive SFCLs (or sometimes referred to as transformer-type SFCLs) are 
composed of two concentric aligned solenoid windings. One winding, the primary 
winding, is carrying the load current, while the secondary winding is short-circuited and 
shielding the primary winding. In principle the functionality and the structure is similar to 
the shielded iron core SFCL. However the concepts, which have been subject to 
research and development differ in several aspects. The absence of an iron core lowers 
the coupling between the windings and the impedance during fault. To increase the 
impedance during fault it is beneficial, if the windings generate a high resistance. To 
increase the coupling, the flux leakage is lowered by minimizing the distance between 
the windings. Usually this is achieved by operating both windings within one cryostat at 
cryogenic temperatures. Hence this type of SFCL needs current leads and suffers from 
the same losses as the resistive type SFCL. 
Early concepts based on low temperature superconductors intended to adjust the 
current at which the SFCL would effectively start limiting a fault current [FSN99], 
[SFH99], [HNC04]. By sliding the secondary winding in axial direction the magnetic 
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coupling of the solenoids is altered and therefore it is possible to adjust the trigger level 
at which a fault current is effectively limited. The generated impedance during fault 
turned out rather low using BSCCO wire for the windings [FNB07], [SBN08]. In order to 
improve the impedance special winding concepts of the coils have been proposed, 
implemented and tested with a model SFCLs [NSS09], [SNO09], [ONN11], [SNY12] 
[SNY13]. However the use of REBCO tapes is generally preferable and superior for this 
kind of SFCL [JKK07], [YYS15]. Concepts based on REBCO conductors have been 
proposed and a successful test of a 15 kV SFCL has been reported [KJW10], [KMJ11], 
[KMK12], [KMK13], [MKK15]. 
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Summary 
Table 2.2 summarizes field-tested SFCLs and SFCLs installed in the power grid in 
the last years. Until now the resistive type and the DC biased iron core SFCL proved 
their capability for operation within power systems. 
Table 2.2: Overview of major SFCL field tests 
Year Country Type Lead Company Data Ref. 
2004 Germany Resistive 
ACCEL / 
Nexans SC 
12 kV, 600 A [BEB05] 
2005 China Diode-Bridge CAS 10.5 kV, 1.5 kA [LGX07] 
2007 Korea Resistive KEPRI 22.9 kV, 630 A [HYY11] 
2008 Japan Resistive Toshiba 6.6 kV, 72 A [YKM09] 
2008 China 
DC biased iron 
core 
Innopower 35 kV, 90 MVA [XHW11] 
2009 UK Resistive Nexans SC 12 kV, 100 A [DKH10] 
2009 Germany Resistive Nexans SC 12 kV, 800 A [BBD11] 
2010 USA 
DC biased iron 
core 
Zenergy 12 kV, 1.25 kA [MRD11] 
2011 Germany Resistive Nexans SC 12 kV, 800 A [EKB12] 
2012 Italy Resistive RSE 9 kV, 220 A [MBA13] 
2012 China 
DC biased iron 
core 
Innopower 
220 kV, 300 
MVA 
[XGS13] 
2012 UK Resistive Nexans SC 12 kV, 400 A [BHK11] 
2013 Germany Resistive Nexans SC 12 kV, 2.3 kA [EKB12] 
2015 Italy  Resistive RSE 9 kV, 1 kA [MBA15] 
Figure 2.13 shows the field-tested SFCLs and SFCLs installed in the power grid by 
voltage and current rating. It can be seen, that the resistive type SFCL is preferably used 
for medium voltage. 
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Figure 2.13: Rated voltage and current of selected field tested SFCLs (compare Table 2.2) 
2.4 Air Coil Superconducting Fault Current Limiter 
Generally the air core superconducting fault current limiter (AC-SFCL) can be 
classified as a coreless inductive SFCL. Like this type of SFCL it consist of two 
concentric aligned solenoid windings, which are inductively coupled. However, the 
fundamental concept of the AC-SFCL is unique and differs from other coreless concepts. 
The initial objective is to improve the air core reactor described in chapter 2.2 by 
retrofitting with a superconducting insert using stacked REBCO rings as shown in 
Figure 2.14. The objective is to minimize the inductance of the air core reactor in normal 
operation, while maintaining the same level fault current limitation during fault operation. 
For this retrofit the construction of the air core reactor remains unaltered and assumes 
the function of a primary winding. This implies that the primary winding is operated at 
ambient temperature and only the superconducting winding of the insert is cooled down 
to cryogenic temperatures (77 K). Therefore the electrical and thermal insulation of the 
superconducting winding must be placed between both windings as shown in 
Figure 2.14 (B). The superconducting winding assumes the function of a secondary, 
short-circuited winding. 
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Figure 2.14: Schematic of the AC-SFCL: (A) Air core reactor with insert and (B) magnification of the 
insert showing the insulation and the winding 
In operation any alternating current in the primary winding induces a current in the 
secondary winding. Any material used for the cryostat and insulation between the 
windings should be non-conductive material, such as G10 to prevent additional magnetic 
coupling and disturbances. The magnetic field generated by the induced current in the 
secondary winding counters the magnetic field of the primary winding in the shared air 
core of both windings. During normal operation the induced current is lower than the 
critical current Ic of the superconductor and the magnetic field in the air core is fully 
compensated and only a much smaller magnetic stray field remains between the 
windings. The magnetic field distribution in case of the AC-SFCL during normal operation 
compared to the air core reactor is shown in Figure 2.15. 
The displacement of the magnetic field, due to the shielding minimizes the inductance 
and hence the impedance of the AC-SFCL during normal operation compared to the air 
core reactor. Subsequently the ratio of impedance during fault and during normal 
operation is determined by the ratio of magnetic field during fault and magnetic stray 
field during normal operation. The calculation of the distribution of the magnetic field 
between the windings and the effect on the inductance is discussed in chapter 3.2. 
Furthermore the geometry of the primary winding can be optimized in order to minimize 
the stray field and therefore the impedance during normal operation zn.  
If a fault current occurs the induced current exceeds the critical current Ic of the 
superconductor. The superconductor quenches, transits to normal state and generates 
a resistance, which limits the induced current. Consequently the shielding collapses and 
an additional impedance is generated, which is significantly higher than in normal 
operation effectively limits the fault current. 
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Figure 2.15: Magnetic field distribution in case of (A) the air core reactor and (B) the AC-SFCL during 
normal operation 
In order to enable the operation as described above, several aspects and parameters 
of the secondary winding must be controlled and adjusted carefully to enable an effective 
shielding of the primary winding during normal operation and at the same time an 
effective fault current limitation. 
The secondary winding is assembled using single, short-circuited superconducting 
REBCO rings, which are stacked on top of each other as shown in Figure 2.16. 
To prevent movement of the REBCO tapes due to the magnetic forces during fault 
limitation the REBCO tapes must be separated and positioned axially with spacers as 
indicated in Figure 2.16 (B). At the same time the radial contraction of the REBCO rings 
due to the thermal cool down must be ensured. 
The stacking of short-circuited rings offers several advantages in comparison to a 
solenoidal winding: 
 The reduced piece length allows selecting REBCO tape pieces with 
homogeneous distribution of critical current Ic, which lowers the probability of 
hot-spots. 
 Depending on the position in the winding the perpendicular and parallel 
magnetic field components vary. REBCO tapes with different behavior in 
magnetic field can be selected and placed optimally. 
 The critical current Ic of each REBCO ring can be selected individually in order 
to influence the quench behavior of the winding. 
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 The electrical and thermal stabilization of each ring can be adjusted 
individually 
 A failure, e.g. burn-out, of a single ring does not affect the operation of the 
other rings and minor effects the operation of the complete AC-SFCL. 
 A defective REBCO ring can be replaced easier than a complete winding. 
The space between the REBCO rings or the thickness of the spacers respectively, 
must be minimized for optimal shielding and low impedance during normal operation. 
 
Figure 2.16:  (A) Conventional solenoid winding and (B) winding consisting of stacked rings with spacers 
Beyond the retrofit application the concept of the AC-SFCL can be generalized as a 
stand-alone SFCL. In this case the air core reactor or primary winding respectively can 
be redesigned and optimized for the superconducting insert. The impedance of the 
optimized primary winding remains the same as for the conventional air core reactor. 
However optimizing the geometry of the primary winding allows improving the electrical 
parameters of the AC-SFCL. Using an optimized primary winding the magnetic stray 
field is minimized and therefore the impedance during normal operation as well. The 
electrical parameters strongly depend on the geometry. This dependency and the 
behavior during normal operation and during fault is described in chapter 3.1. 
Table 2.3 shows the advantages and disadvantages of the described devices for 
current limitation and compares them with the AC-SFCL. 
The AC-SFCL shows the same advantages as other types of SFCLs (self-triggering, 
self-recovering). Compared to inductive type SFCLs, such as DC biased iron core and 
shielded iron core, the AC-SFCL has a significant weight advantage due to the absence 
of the heavy iron core. Compared to the resistive type SFCL the AC-SFCL has reduced 
losses due to the absence of current leads. However the impedance during normal 
operation is not as low as it is for the resistive type SFCL, but is significantly reduced 
compared to the air core reactor and should therefore have minimal effects on the power 
system. 
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Table 2.3: Comparison of Advantages and Disadvantages of current limiting devices 
Current limiting solution Advantages Disadvantages 
Fuses  Low cost 
 One time use 
 Needs 
replacement 
 Limited scalability 
Solid-state devices  Fast switch-off of fault (µs) 
 Losses scale with 
voltage and 
current as well as 
demand for 
semiconductor 
switches 
Air core reactors  Easy to install 
 Adds impedance 
during normal 
operation 
 Voltage drop 
 May cause 
instabilities 
Resistive type SFCL 
 Negligible impedance under 
load 
 Self-triggering 
 Self-recovering 
 Compact 
 Require current 
leads, which 
increases losses 
DC biased iron core SFCL 
 No quenching of 
superconductor 
 Self-triggering 
 Self-recovering 
 Weight and size 
 Only fail-safe with 
uninterruptible 
power source 
Shielded iron core SFCL 
 No current leads 
 Self-triggering 
 Self-recovering 
 Weight (iron core) 
Air Coil SFCL 
 No current leads 
 No iron core 
 Self-triggering 
 Self-recovering 
 Low impedance during 
normal operation 
 Impedances 
depending on size 
of primary winding 
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3 Design method for an 
Air Coil Superconducting 
Fault Current Limiter 
3.1 Equivalent circuit diagram and operation modes 
The Air Coil Superconducting Fault Current Limiter consists of two concentric aligned 
solenoids with the same height as shown in Figure 3.1. 
 
Figure 3.1: Schematic cross-sectional view of the AC-SFCL 
The primary coil or primary winding carries the normal current In. This winding is made 
of copper or aluminum wire and operates at room temperature. Typically the turns are 
distributed rather sparse over the cross-section of the winding (fill-factor ffp < 0.7) in order 
to provide sufficient cooling. 
Primary and secondary winding have a distance dw for a sufficient thermal and 
electrical insulation. This distance dw determines the outer diameter of the 
secondary winding. 
The secondary winding consists of superconducting REBCO tapes, which are aligned 
upright with a small gap between the tapes in order to shield the primary winding during 
nominal operation. Ideally, one layer of REBCO tapes is sufficient to carry the induced 
current during normal operation. 
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The distance between the primary and secondary winding affects the performance, the 
critical parameters and impedance during nominal operation. With increasing winding 
distance dw, the magnitude of the magnetic field caused by the current in the primary 
winding decreases. Hence the induced current in the secondary winding decreases as 
well and REBCO tapes with respective minimum critical current Ic(B,T) can be used. The 
winding distance dw determines the stray field across the windings and influences the 
impedance zn during normal operation (compare chapter 3.2). 
 
Figure 3.2: (A) Cross-section of the AC-SFCL and (B) equivalent circuit diagram showing the respective 
circuit for primary and secondary winding.  
Figure 3.2 shows the cross-sections of the primary winding (“P”) with the secondary 
winding (“S”) and the corresponding circuit diagrams representing the windings. Herein 
RP is the primary resistance, Lσp the primary stray inductance and Lmp the main 
inductance of the primary winding. Accordingly Lms is the main inductance of the 
secondary winding and Lσs the stray inductance of the secondary winding. The non-
linear behavior of the superconductor is represented by the parallel circuit of the 
resistance Rsc and the resistance Rstab. The resistance Rstab represents the resistance 
of the electrical stabilization of the superconducting tape. The resistance Rsc represents 
the resistance of the superconducting layer of the REBCO tapes, which is negligible in 
superconducting state during nominal operation and significantly higher than Rstab in 
current limiting mode. 
Since both windings share the same magnetic field the main inductances Lmp and Lms 
can be combined into one main inductance Lm. The parameters of the secondary winding 
can be transformed on the primary side using the following prescriptions: 
𝐿σs
′ = 𝑐f ∙ 𝐿σs (3.1) 
𝑅stab
′ = 𝑐f ∙ 𝑅stab (3.2) 
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𝑅sc
′ = 𝑐f ∙ 𝑅sc (3.3) 
Herein is cf the coupling factor. Ideally cf is defined by the ratio of the number of turns of 
the primary winding Np and the number of turns of the secondary winding Ns [Schw06]. 
𝑐f = (
𝑁p
𝑁s
)
2
 (3.4) 
If the coupling is not ideally, it is determined by the ratio of the main inductances [Phi00]: 
𝑐f =
𝐿mp
𝐿ms
 (3.5) 
The equivalent circuit diagram incorporating these transformations is shown in 
Figure 3.3 for the two modes of operation of the AC-SFCL. 
 
Figure 3.3: Modes of operation: (A) During normal operation the main inductance Lm is short-circuited 
and (B) during fault current limitation the resistance R’stab and inductance Lm contribute to the 
total impedance 
During normal operation the current induced in the secondary winding is lower than 
the critical current Ic of the superconducting REBCO tape (compare Figure 3.3 (A)). The 
stray inductance L’σs of the secondary winding is significantly lower than the main 
inductance Lm and the resistance R’sc is negligible. Practically the main inductance Lm is 
short-circuited and the total impedance of the circuit can be calculated by: 
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𝑍𝑛 = 𝑅𝑝 +  𝑗𝜔(𝐿𝜎𝑠
′ + 𝐿𝜎𝑝) (3.6) 
Herein ω is 
𝜔 = 2𝜋 ∙ 𝑓n (3.7) 
with fn being the nominal frequency (usually 50 Hz or 60 Hz). If a fault occurs the 
induced current in the secondary winding will quench the superconductor and the 
secondary current is conducted in the stabilization layer (compare Figure 3.3 (B)). The 
resistance R´stab is significantly lower than the resistance R´sc. The impedance Zlim of the 
circuit during fault current can be calculated by: 
𝑍𝑙𝑖𝑚 = 𝑗𝜔𝐿𝜎𝑝 + 𝑅𝑝 +
(𝑗𝜔𝐿𝜎𝑠
′ + 𝑅𝑠𝑡𝑎𝑏
′ ) ∙ 𝑗𝜔𝐿𝑚
(𝑗𝜔𝐿𝜎𝑠′ + 𝑅𝑠𝑡𝑎𝑏
′ ) + 𝑗𝜔𝐿𝑚
 (3.8) 
Formulas and equations to calculate the resistances and inductances of the 
equivalent circuit diagram are derived in chapter 3.2. 
3.2 Requirements and design equations 
Specification 
The fundament for the calculation of the AC-SFCL is the electrical specification. 
These parameters are defined by the operating condition in the power grid. In principle 
the AC-SFCL can be designed for any medium voltage (10 kV to 40 kV) up to ultra-high 
voltage (400 kV) for a specific apparent power. 
Table 3.1: Electrical specification 
Electrical parameter Symbol Unit 
Apparent power Sn VA 
Nominal voltage Vn Volts 
Nominal frequency fn Hz 
Impedance during fault operation zlim % 
Impedance during nominal operation zn % 
From the specified values in Table 3.1: the nominal current conducted in the primary 
winding can be derived assuming a three phase system by 
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𝐼𝑛 =
𝑆𝑛
√3 ∙ 𝑉𝑛
 (3.9) 
The actual impedance Zlim can be obtained from the following correlation 
𝑧𝑙𝑖𝑚 = 𝑍𝑙𝑖𝑚
√3 ∙ 𝐼𝑛
𝑉𝑛
 (3.10) 
In case of the primary winding the impedance Zlim is determined by the resistance Rp 
and the reactance Xp of the primary winding: 
𝑍𝑙𝑖𝑚 = √𝑅𝑝2 + 𝑋𝑝2 (3.11) 
Herein the resistance Rp can be calculated using eq. (3.76) and the reactance Xp by 
𝑋𝑝 = 2𝜋 ∙ 𝑓𝑛 ∙ 𝐿𝑝 (3.12) 
With the primary inductance Lp calculated using eq. (3.50). The impedance during 
normal operation zn is assumed to be lower than the impedance during fault operation 
by a reasonable factor fz 
Practically fz is selected to allow an impedance during normal operation of zn ≤ 1%. 
Geometrical parameters 
Two different cases must be considered regarding the geometrical parameters. If the 
AC-SFCL is designed as a retrofit for an air core reactor the geometry is mostly defined. 
For effective shielding the height of the secondary winding hs must have at least the 
same height as the primary winding. Only the diameter of the secondary 
superconducting winding dis and the distance between the windings dw respectively are 
subject to variation. 
For an optimized design of the AC-SFCL it is necessary to either define a reasonable 
value range for the height hp and inner diameter dip of the primary winding. The outer 
diameter dap and the number of turns Np are calculated to match the impedance Llim for 
a given pair of height hp and inner diameter dip. 
𝑧n =
𝑧lim
𝑓z
 (3.13) 
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The actual number of turns of the secondary winding Ns does not influence the 
impedance of the AC-SFCL during current limitation (compare eq. (3.80)). Table 3.2 
summarizes all necessary geometrical parameters. 
Table 3.2: Geometrical specification of the AC-SFCL 
Geometrical Parameter Symbol Unit 
Height (primary) hp m 
Inner diameter (primary) dip m 
Outer diameter (primary) dap m 
Number of turns (primary) Np - 
Winding distance dw m 
Fill factor of primary winding ffp - 
Fill factor of secondary winding ffs - 
Parameters and constraints: Properties of the superconducting  
REBCO tape and conventional conductor 
The properties of the superconducting tape determine the current limiting behavior 
and capability. The most significant parameter of REBCO tapes is the critical current 
Ic(B,T), which defines the maximum current at a certain magnetic field and temperature. 
REBCO tapes are commercially available with different widths. Since the tapes will 
be stacked upright in the secondary winding the width is one parameter to determine the 
total amount of turns and therefore the total length of REBCO tape required for 
sufficient shielding. 
Each REBCO tape is electrically and thermally stabilized with at least one layer of 
normal conducting material. Usually silver and copper are used as stabilizer materials. 
A thin stabilization layer results in a high resistance during fault current limitation. At the 
same time the thermal and electrical stability is reduced and therefore the risk of burning-
out the tape is increased. It is evident, that a good balance between sufficient 
stabilization and necessary impedance for current limitation is most important for the 
operation of the AC-SFCL. Table 3.3 summarizes the required parameters of the 
REBCO tape for the design of an AC-SFCL. 
Table 3.3: Major parameters of the superconducting tape 
Tape parameter Symbol Typical value range 
Critical current Ic 150 A to 600 A (for 12 mm width) 
Width bsc 4 mm to 12 mm 
Stabilizer thickness hstab 2 µm of silver and up to 100 µm of copper 
If the AC-SFCL is not designed as a retrofit of an existing air core reactor the primary 
winding must be designed as well. It consists of conventional conductor, e.g. copper or 
aluminum. For these materials the resistivity ρp (or conductivity σp respectively) and the 
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maximum current density Jp must be specified. Since the primary winding is only air 
cooled at room temperature (RT) the surface of the winding must be large enough to 
prevent overheating caused by ohmic losses. Practically the primary winding is 
interspersed with cooling channels, which increase the cross-section. In the design 
process this is considered by choosing an appropriate fill-factor ffp. Table 3.4 
summarizes the required parameters of the REBCO tape for the design of an AC-SFCL. 
Table 3.4: Main parameters for the conductor of the primary winding 
Parameter Symbol Typical value  
Resistivity at RT ρp 0.172 · 10-2 Ωm/mm² (copper) 
Current density jp,con 1 A/mm² to 2 A/mm² (at RT for copper) 
Fill factor ffp 0.2 to 0.7  
Calculation of the magnetic field of a solenoid 
The calculation of the magnetic field is essential for the design of the AC-SFCL. For 
the design method an approach based on elliptic integrals was chosen [Pre83], which 
was already used successfully for design of superconducting transformers [Ber11] and 
the design of SMES [Nae10]. The basic equations for this approach are 
outlined hereafter. 
For the component-wise calculation of the magnetic field the variables ρ and ζ are 
introduced, which refer to the inner radius ri of the solenoid. 
𝜌 =
𝑟
𝑟𝑖
 (3.14) 
𝜉 =
𝑧
𝑟𝑖
 (3.15) 
The basic equation for the calculation of the magnetic field for the radial field 
component is  
𝐵𝑟 = 𝜇0 ∙ 𝑗𝑒 ∙ 𝑟𝑖 ∙ 𝑏𝑟(𝜌, 𝜉) (3.16) 
and the axial field component 
𝐵𝑧 = 𝜇0 ∙ 𝑗𝑒 ∙ 𝑟𝑖 ∙ 𝑏𝑧(𝜌, 𝜉) (3.17) 
For both equations a homogeneous distribution of the current density je is assumed. The 
functions in eq. (3.5) and eq. (3.6) are 
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𝑏𝑟(𝜌, 𝜉) = 𝛼 [𝑓 (
𝜌
𝛼
,
𝛽 − 𝜉
𝛼
) − 𝑓 (
𝜌
𝛼
,
𝛽 + 𝜉
𝛼
)] − [𝑓(𝜌, 𝛽 − 𝜉) − 𝑓(𝜌, 𝛽 + 𝜉)] (3.18) 
and 
𝑏z(𝜌, 𝜉) = −𝛼 [𝑔 (
𝜌
𝛼
,
𝛽 − 𝜉
𝛼
) − 𝑔 (
𝜌
𝛼
,
𝛽 + 𝜉
𝛼
)] + [𝑔(𝜌, 𝛽 − 𝜉) − 𝑔(𝜌, 𝛽 + 𝜉)]
+ {
𝛼 − 1 𝜌 < 1
𝛼 − 𝜌 1 ≤ 𝜌 < 𝛼
0 𝜌 ≥ 𝛼
} 
(3.19) 
Herein the functions f and g are elliptic integrals: 
𝑓(𝜌, 𝜉) = −
1
2
∫
𝑡
√(𝑡 + 𝜌)2 + 𝜉2
∙
1
0
2
𝜋
∙ 𝑐𝑒𝑙[𝑘c, 1,1, −1] ∙ 𝑑𝑡 (3.20) 
𝑔(𝜌, 𝜉) = −
1
2
∫
𝜉
𝑡 + 𝜌
𝑡
√(𝑡 + 𝜌)2 + 𝜉2
∙
1
0
2
𝜋
∙ 𝑐𝑒𝑙 [𝑘c, (
𝑡 − 𝜌
𝑡 + 𝜌
)
2
, 1,
𝑡 − 𝜌
𝑡 + 𝜌
] ∙ 𝑑𝑡
+ {
1 − 𝜌
2
𝜌 < 1
0 𝜌 > 1
} 
(3.21) 
wherein 
𝑐𝑒𝑙[𝑘𝑐 , 𝑝, 𝑎, 𝑏] = ∫
𝑎 ∙ 𝑐𝑜𝑠2𝛹 + 𝑏 ∙ 𝑠𝑖𝑛2𝛹
𝑐𝑜𝑠2𝛹 + 𝑝 ∙ 𝑠𝑖𝑛2𝛹
∙
1
√𝑐𝑜𝑠2𝛹 + 𝑘𝑐2 ∙ 𝑠𝑖𝑛2𝛹
∙ 𝑑𝛹
𝜋
2
0
 (3.22) 
and 
𝑘𝑐 = √
(𝑡 − 𝑝)2 + 𝜉2
(𝑡 + 𝑝)2 + 𝜉2
 (3.23) 
With the equations above and a defined geometry and current density it is possible to 
calculate the magnetic field or magnetic field density respectively at any given point in a 
solenoid and concentric aligned solenoids as well 
𝐵 = √𝐵𝑟2 + 𝐵𝑧2 
(3.24) 
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Calculation of the stray field between the windings and the stray inductance 
Figure 3.4 shows the assumed distribution of the magnetic field across the windings. 
The slope of the curve shows a linear increase of the magnetic field starting at the inner 
radius of the secondary winding ris to the outer radius of the secondary winding ras. 
Between the windings the magnetic field is assumed to be constant at a magnetic field 
strength Hm. Starting at the inner radius of the primary winding rip the magnetic field 
decreases linearly until it deceases at the outer radius of the primary winding rap. 
 
Figure 3.4: Magnetic field distribution in radial direction of the AC-SFCL, which is similar to the 
distribution of the magnetic field in transformers [Lei06] 
The assumption of the distribution of the magnetic field across the windings is the same 
for conventional transformers [Lei06]. The corresponding function reads as follows 
In eq. (3.25) the magnetic field Hm is calculated using elliptic integrals as described 
above. This distribution of the magnetic field is used to calculate the stray inductance of 
the AC-SFCL. 
The general correlation between the energy Em stored in a magnetic field, the 
inductance L and the current I is 
𝐸m =
1
2
∙ L ∙ I2 (3.26) 
The stored energy Em can be as well calculated by integration over the magnetic field: 
𝐻(𝑥) =
{
 
 
 
 
𝐻𝑚
𝑟𝑎𝑠 − 𝑟𝑖𝑠
𝑥 𝑓𝑜𝑟 𝑟𝑖𝑠 ≤ 𝑥 < 𝑟𝑎𝑠
𝐻𝑚 𝑓𝑜𝑟 𝑟𝑎𝑠 ≤ 𝑥 < 𝑟𝑖𝑝
𝐻𝑚
𝑟𝑎𝑝 − 𝑟𝑖𝑝
(𝑟𝑎𝑝 − 𝑥) 𝑓𝑜𝑟 𝑟𝑖𝑝 ≤ 𝑥 < 𝑟𝑎𝑝
}
 
 
 
 
 (3.25) 
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𝐸m =
μ
2
∙ ∫ H2
V
dV (3.27) 
Assuming, that the magnetic field is constant in axial and circumference direction and 
follows the radial distribution described in eq. (3.28) the energy stored in the magnetic 
stray field of across the windings can be expressed by  
𝐸m =
μ
2
∙ lturn ∙ hp∫ H(x)
2
bw
0
dx (3.28) 
Herein lturn is the average length of the turns, h the height of the winding and I the 
current conducted in the winding. If eq. (3.26) is inserted to eq. (3.28) the stray 
inductance results in 
𝐿σ =
𝜇
𝐼p2
∙ 𝑙turn ∙ ℎp∫ 𝐻(𝑥)
2
𝑏w
0
∙ 𝑑𝑥 ∙ (3.29) 
Calculation of the inductance of a solenoid 
In order to be able to calculate the inductance of solenoids with different diameters 
and heights an approach was developed which breaks down the calculation of the 
inductance of a solenoid winding to the calculation of the inductance of concentric, 
coupled current loops. Figure 3.5 shows two concentric current loops with different radii 
and axial distance. 
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Figure 3.5: Two coaxial current loops with radii r1 and r2 and distance h 
The approach to calculate the self-inductance of a current loop and the mutual 
inductance of two concentrically aligned current loops described in eq. (3.30) to 
eq. (3.47) is adopted from [Phi00]. Generally the magnetic flux Ф through a closed 
surface S, such as in a current loop, is the integration of the magnetic flux density B over 
the surface A [Fle10a]: 
𝛷 = ∮ 𝐵 ∙ 𝑑𝐴
𝑆
 (3.30) 
In eq. (3.30) the magnetic flux density B can be replaced by rot W, wherein W is the 
vector potential [Schw02] 
𝛷 = ∮ 𝑟𝑜𝑡 𝑊 ∙ 𝑑𝐴
𝑆
 (3.31) 
By applying Stokes theorem [Fle10b], [Str06] eq. (3.31) can be written as 
𝛷 = ∮ 𝑊 ∙ 𝑑𝑙1
𝑙1
 (3.32) 
With dl1 being a line element in the current loop. In case of the magnetic flux generated 
by a current loop and linked with a second current loop eq. (3.32) becomes 
𝛷12 = ∮ 𝑊 ∙ 𝑑𝑙2
𝑙2
 (3.33) 
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In the case of two coupled current loops the vector potential W can be expressed 
by [Phi00] 
𝑊 =
𝜇 ∙ 𝐼1
4𝜋
∮
1
𝑎
∙ 𝑑𝑙1
𝑙1
 (3.34) 
Herein a is the distance between two current loops as shown in Figure 3.5. Inserting 
eq. (3.34) in eq. (3.33) leads to 
𝛷12 =
μ ∙ 𝐼1
4𝜋
∮ ∮
𝑑𝑙2 × 𝑑𝑙1
𝑎𝑙2𝑙1
 (3.35) 
The relation of magnetic flux Ф, inductance L and current I is in this case 
𝛷12 = 𝐿12 ∙ 𝐼1 (3.36) 
Inserting eq. (3.36) in eq. (3.35) gives an equation for the mutual inductance of both 
current loops 
𝐿12 = 𝐿21 = 𝑀 =
𝜇
4𝜋
∮ ∮
𝑑𝑙1 × 𝑑𝑙2
𝑎𝑙2𝑙1
 (3.37) 
Herein dl1 and dl2 are two vectorial line elements. The scalar product of these line 
elements can be expressed as follows 
𝑑𝑙1 × 𝑑𝑙2 = 𝑑𝑙1 ∙ 𝑑𝑙2 ∙ 𝑐𝑜𝑠 (𝛼) (3.38) 
Inserting eq (3.38) into eq. (3.37) gives 
𝑀 =
𝜇
4𝜋
∮ 𝑑𝑙1
𝑙1
∮
𝑐𝑜𝑠 (𝛼) ∙ 𝑑𝑙2
𝑎𝑙2
 (3.39) 
The integral over l1 results in 2πr1. The integral over l2 can be expanded to  
𝑑𝑙2 = 𝑟2 ∙ 𝑑𝛼 (3.40) 
Therefore the mutual inductance of two current loops is 
𝑀 =
𝜇 ∙ 𝑟1 ∙ 𝑟2
2
∫
𝑐𝑜𝑠 𝛼 ∙ 𝑑𝛼
𝑎
2𝜋
0
 (3.41) 
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Herein a is the distance of the two line elements of the current loops (compare 
Figure 3.5). The magnitude of this distance is 
𝑎 = √ℎ2 + 𝑟12
2  (3.42) 
with 
𝑟12 = √𝑟1
2 + 𝑟2
2 − 2 ∙ 𝑟1 ∙ 𝑟2 ∙ 𝑐𝑜𝑠 𝛼 (3.43) 
Inserted in eq. (3.41) the mutual inductance can be expressed as 
𝑀 =
𝜇 ∙ 𝑟1 ∙ 𝑟2
2
∫
𝑐𝑜𝑠 𝛼 ∙ 𝑑𝛼
√ℎ2 + 𝑟1
2 + 𝑟2
2 − 2 ∙ 𝑟1 ∙ 𝑟2 ∙ 𝑐𝑜𝑠 𝛼
2𝜋
0
 (3.44) 
If only one current loop is considered, that is to say the calculation of the self-inductance 
of one current loop, then 
𝑟1 = 𝑟2 (3.45) 
and 
ℎ = 0 (3.46) 
With eq. (3.45)and eq. (3.46) eq. (3.44) is simplified to 
𝐿 =
𝜇 ∙ 𝑟1
2
∫
𝑐𝑜𝑠 𝛼
√2 − 2 ∙ 𝑐𝑜𝑠 𝛼
2𝜋
0
∙ 𝑑𝛼 (3.47) 
Equation (3.47) allows the calculation of the self-inductance of one current loop. The 
cos-function in eq. (3.47) possesses two singularities, one at 0 and one at 2π, which 
must be paid attention during numerical calculation of the integral. 
The winding of a solenoid coil can be approximated by a composition of single current 
loops as shown in Figure 3.6. 
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Figure 3.6: Cross-section of a solenoid winding divided into a finite number of current loops with two 
current loops indicated as in Figure 3.5 
The self-inductance of each current loop can be calculated using eq. (3.47) and the 
mutual inductance between each current loop using eq. (3.44). The calculated values 
can be stored in a matrix with the inductance of the currents loops in the diagonal and 
the mutual inductance of each turn with the others at the respective position: 
𝐿𝑀 = [
𝐿11 ⋯ 𝐿1𝑌
⋮ ⋱ ⋮
𝐿𝑋1 ⋯ 𝐿𝑋𝑌
] (3.48) 
Summarization of the elements of the matrix LM and dividing the result by the square 
number of current loops results in the inductance of the solenoid winding with one turn 
𝐿𝑠𝑜𝑙 =
1
(𝑥 ∙ 𝑦)2
∑ ∑ 𝐿𝑛𝑚
𝑦
𝑚=1
𝑥
𝑛=1
 (3.49) 
The approach of dividing the cross-section of a solenoid winding into a finite number 
of current loops was defined as a function, which was eventually implemented as 
computational code. The implemented function is described in appendix A. The practical 
advantage of this approach is to have one callable function for any arbitrary solenoid 
geometry. With eq. (3.40) the inductance of the primary winding can be calculated by 
𝐿𝑝 = 𝐿𝑠𝑜𝑙(𝑟𝑖𝑝, 𝑟𝑎𝑝, ℎ𝑝) ∙ 𝑁𝑝
2 (3.50) 
Accordingly the inductance of the secondary winding can be calculated by 
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𝐿𝑠 = 𝐿𝑠𝑜𝑙(𝑟𝑖𝑠, 𝑟𝑎𝑠, ℎ𝑠) ∙ 𝑁𝑠
2 (3.51) 
To fully describe the electrical behavior of the AC-SFCL it is necessary to calculate 
the stray inductances of both windings (compare Figure 3.3). As shown in Figure 3.7 (A) 
only the magnetic stray field, and therefore a stray flux, remains during normal operation 
of the AC-SFCL, because the coupled magnetic fields of both windings compensate 
each other. During fault operation the secondary winding is in normal conducting state 
as well, resulting in a magnetic field, and therefore in a linked magnetic flux, inside the 
secondary winding as shown in Figure 3.7 (B). To describe the electric behavior of the 
AC-SFCL it is necessary to translate this magnetic field distribution into corresponding 
elements of the equivalent circuit diagram. 
 
Figure 3.7: Magnetic field of the primary (P) and secondary (S) winding for (A) normal operation of the 
AC-SFCL (secondary winding in superconducting state) and (B) both windings are in normal 
conducting state. 
The total magnetic flux Ф of each winding can be separated into a linked flux, which 
is coupled with the other winding and the stray flux, which is only associated with the 
respective winding: 
𝛷𝑝 = 𝛷𝑝𝑠 + 𝛷𝜎𝑝 (3.52) 
𝛷𝑠 = 𝛷𝑠𝑝 + 𝛷𝜎𝑠 (3.53) 
Herein Фps is the flux in the primary winding generated by the current in the secondary 
winding and Фsp the flux in the secondary winding generated by the current in the primary 
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winding. Expanding eq. (3.52) and eq. (3.53) by the ratio of the respective number of 
turns N and the current I gives 
𝛷𝑝 ∙ 𝑁𝑝
𝐼𝑝
=
𝛷𝑝𝑠 ∙ 𝑁𝑝
𝐼𝑝
+
𝛷𝜎𝑝 ∙ 𝑁𝑝
𝐼𝑝
 (3.54) 
𝛷𝑠 ∙ 𝑁𝑠
𝐼𝑠
=
𝛷𝑠𝑝 ∙ 𝑁𝑠
𝐼𝑠
+
𝛷𝜎𝑠 ∙ 𝑁𝑠
𝐼𝑠
 (3.55) 
The self-inductance of the solenoid windings can be expressed as the ratio of number 
of turns N times flux Ф and current I [Str06]. For the primary and secondary winding the 
corresponding equations are 
𝐿𝑝 =
𝑁𝑝 ∙ 𝛷𝑝
𝐼𝑝
 (3.56) 
𝐿𝑠 =
𝑁𝑠 ∙ 𝛷𝑠
𝐼𝑠
 (3.57) 
For the mutual fluxes similar equations the equations read as follow: 
𝑀𝑝𝑠 =
𝑁𝑝 ∙ 𝛷𝑝𝑠
𝐼𝑠
 (3.58) 
𝑀𝑠𝑝 =
𝑁𝑠 ∙ 𝛷𝑠𝑝
𝐼𝑝
 (3.59) 
Herein Mps and Msp are the mutual inductances between the windings, which is the same 
for both windings [Gri14]: 
𝑀 = 𝑀𝑝𝑠 = 𝑀𝑠𝑝 (3.60) 
and hence 
𝑀 =
𝛷𝑝𝑠 ∙ 𝑁𝑝
𝐼𝑠
=
𝛷𝑠𝑝 ∙ 𝑁𝑠
𝐼𝑝
 (3.61) 
Similar to eq. (3.56) and eq. (3.57) the magnetic fluxes Фps and Фsp determine the main 
inductances of the respective windings 
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𝐿𝑚𝑝 =
𝑁𝑝 ∙ 𝛷𝑝𝑠
𝐼𝑝
 (3.62) 
𝐿𝑚𝑠 =
𝑁𝑠 ∙ 𝛷𝑠𝑝
𝐼𝑠
 (3.63) 
The stray flux of each winding includes the magnetic field, which is not linked with the 
other winding. The corresponding equations are 
𝐿𝜎𝑝 =
𝑁𝑝 ∙ 𝛷𝜎𝑝
𝐼𝑝
 (3.64) 
𝐿𝜎𝑠 =
𝑁𝑠 ∙ 𝛷𝜎𝑠
𝐼𝑠
 (3.65) 
Insertion of eq. (3.56), eq. (3.58) and eq. (3.64) in eq. (3.54) for the primary winding and 
eq. (3.57), eq. (3.59) and eq. (3.64) in eq. (3.55) gives 
𝐿𝑝 = 𝐿𝑚𝑝 + 𝐿𝜎𝑝 (3.66) 
𝐿𝑠 = 𝐿𝑚𝑠 + 𝐿𝜎𝑠 (3.67) 
In eq. (3.66) and eq. (3.67) the total inductances Lp and Ls of the windings can be 
calculated using eq. (3.50) and eq. (3.51). Inserting in eq. (3.62) and eq. (3.63) in 
eq. (3.61) the mutual inductance M can be expressed as 
𝑀 = 𝐿𝑚𝑝
𝑁𝑠
𝑁𝑝
= 𝐿𝑚𝑠
𝑁𝑝
𝑁𝑠
 (3.68) 
The main inductances in eq. (3.68) can be replaced by eq. (3.66) and eq. (3.67) 
(𝐿𝑝 − 𝐿𝜎𝑝) ∙
𝑁𝑠
𝑁𝑝
= (𝐿𝑠 − 𝐿𝜎𝑠) ∙
𝑁𝑝
𝑁𝑠
 (3.69) 
Eq. (3.69) can be solved for the stray inductance Lσp  
𝐿𝜎𝑝 = 𝐿𝑝 − (𝐿𝑠 − 𝐿𝜎𝑠) ∙ (
𝑁𝑝
𝑁𝑠
)
2
 (3.70) 
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For the composition of two concentrically aligned solenoids the total stray inductance is 
determined by 
𝐿𝜎 = 𝐿𝜎𝑝 + 𝐿𝜎𝑠 ∙ (
𝑁𝑝
𝑁𝑠
)
2
 (3.71) 
In eq. (3.71) the total stray inductance can be calculated using eq. (3.29). Inserting 
eq. (3.70) into eq. (3.71) and solve for the inductance Lσs leads to 
𝐿𝜎𝑠 =
1
2
[𝐿𝑠 + (
𝑁𝑠
𝑁𝑝
)
2
(𝐿𝜎 − 𝐿𝑝)] (3.72) 
Similarly this can be done for the stray inductance Lσp 
𝐿𝜎𝑝 =
1
2
[𝐿𝑝 + 𝐿𝜎 − (
𝑁𝑝
𝑁𝑠
)
2
𝐿𝑠] (3.73) 
With eq. (3.72) and eq. (3.73) the stray inductances Lσp and Lσs in the equivalent 
circuit diagram can be calculated, since the inductance of the primary winding Lp is given 
by eq. (3.50), the inductance of the secondary winding Ls by eq. (3.51) and the total stray 
inductance Lσ by eq. (3.29). The main inductances can be calculated using eq. (3.66) 
and eq.  (3.67) 
𝐿𝑚𝑝 = 𝐿𝑝 − 𝐿𝜎𝑝 (3.74) 
𝐿𝑚𝑠 = 𝐿𝑠 − 𝐿𝜎𝑠 (3.75) 
Calculation of resistances 
The resistance of the primary winding can be calculated by 
𝑅p = 𝑁p ∙ 𝜌p ∙
𝐴cs
𝜋 ∙ (𝑟ip + 𝑟ap)
 (3.76) 
Herein is ρp the conductivity and Acs the cross-section of the conductor. The addition 
of the inner and outer radius of the primary winding (rip and rap) and multiplication with π 
is assumed as equivalent length of one turn. It is assumed, that the wire in the primary 
winding is made of many strands in order to minimize the necessary forces applied 
during the winding process. Additionally, this stranding makes the influence of the skin 
effect during operation at a nominal frequency of fn = 50 Hz negligible. 
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The calculation of the resistance of the secondary winding Rs is similar to eq. (3.76) 
𝑅𝑠 (𝑇 = 𝑇𝑐) = 𝜌𝑛𝑐 ∙
𝜋 ∙ (𝑟𝑖𝑠 + 𝑟𝑎𝑠)
𝐴𝑡𝑎𝑝𝑒
∙
𝑁𝑠
𝑛𝑡𝑜𝑡
 (3.77) 
Herein ρnc is the conductivity of the superconductor in normal conducting state (at 
T = Tc for conservative estimation) and Atape the cross-section of the REBCO tape, ntot 
is the total number of parallel REBCO tapes in secondary winding for Ns = 1. In case of 
more than one turn (NS > 1) the actual number of tapes connected in parallel npar is: 
𝑛𝑝𝑎𝑟 =
𝑛𝑡𝑜𝑡
𝑁𝑠
 (3.78) 
In order to calculate the impedance of the AC-SFCL it is necessary to transform the 
resistance Rstab to the primary side 
𝑅𝑠
′ = 𝑐𝑓 ∙ 𝑅𝑠 (3.79) 
If eq. (3.4), eq (3.77) and eq (3.78) are inserted in eq (3.79) the resistance of the 
secondary winding transformed to the primary side is 
𝑅𝑠
′ = 𝜌𝑛𝑐 ∙
𝜋 ∙ (𝑟𝑖𝑠 + 𝑟𝑎𝑠)
𝐴𝑡𝑎𝑝𝑒
∙
𝑁𝑝
2
𝑛𝑝𝑎𝑟
 (3.80) 
This means, that the resistance R’s is independent of the number of turns of the 
secondary winding Ns or the circuitry of the REBCO tapes. As a result the wire 
configuration of the secondary winding can be freely chosen. As described in chapter 
2.4 one option is to short-circuit each REBCO ring with itself, resulting in a secondary 
winding with one turn (Ns = 1). Another option would be to build modules with several 
turns and stack the modules to shield the primary winding. Either way the resistance R’s 
of the secondary winding will be the same. 
3.3 Calculation of AC losses 
Losses in superconductors caused by alternating currents can be categorized in two 
separate ways. On the one side there are hysteresis losses, which are caused by flux 
flow in the superconductor and eddy current losses in the normal conducting layers of 
the superconductor. 
These loss mechanisms are determined by the material properties and their 
geometry. In superconductors the magnetic field is penetrating the superconductor in 
quantized flux lines. If the superconductor is exposed to an alternating magnetic field 
these flux lines are moving. This movement requires energy and is the reason for these 
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losses. To calculate these AC-losses the critical current, the magnetic field and the 
geometry must be known. 
The eddy current losses occur in the normal conducting layers of the tapes. Exposed 
to an alternating magnetic field a voltage will be induced in these normal conducting 
layers and cause a current flow. For the calculation of the eddy current losses the 
geometry (cross-section), the resistivity or conductivity respectively and the magnetic 
field must be known. 
Another categorization of AC-losses is to separate them by the origin of their magnetic 
field. The magnetic field can be caused by the alternating transport current in the 
superconductor itself or alternating currents conducted in nearby conductors. 
Due to the anisotropic behavior of the superconducting material, the direction of the 
magnetic field (parallel or perpendicular) and the geometry of the superconductor are 
parameters for the calculation of these AC losses. 
Calculation of eddy current losses 
Eddy current losses can be calculated by the following equation [NB88]: 
𝑃𝑒 =
𝜋2 ∙ (𝑓 ∙ 𝐵⊥)
2 ∙ 𝑏𝑠𝑐
3 ∙ ℎ𝑠𝑡𝑎𝑏 ∙ 𝑙𝑠𝑐
6 ∙ 𝜌𝑛𝑐
 (3.81) 
Herein fn is the nominal frequency, B⊥ the perpendicular magnetic field penetrating 
the REBCO tape, lsc the length of the REBCO tape and ρnc the specific resistance of the 
normal conducting layer. According to [NAJ04] eddy currents caused by a perpendicular 
magnetic field do have a relevant impact in low fields on AC-losses. Due to the width of 
the REBCO tape the parallel magnetic field component is negligible. Eddy current losses 
caused by the self-field are as well negligible [ONO04]. 
Calculation of hysteresis losses caused by self-field 
According to [Nor69] the hysteresis losses of a REBCO conductor with rectangular 
cross-section can be calculated using the following equation: 
𝑃ℎ𝑠 =
𝐼𝑐
2 ∙ 𝑙𝑠𝑐 ∙ 𝜇0
𝜋
{(1 − 𝐹) ∙ 𝑙𝑛(1 − 𝐹) + (1 + 𝐹) ∙ 𝑙𝑛(1 + 𝐹) − 𝐹2} (3.82) 
wherein F is the ratio between the critical current Ic and the conducted peak current Im 
𝐹 =
𝐼𝑚
𝐼𝑐
 (3.83) 
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The critical current Ic must hereby incorporate the magnetic field at the position of the 
tape within the AC-SFCL. 
Calculation of hysteresis losses caused by external magnetic-field 
The hysteresis losses caused by an external, alternating, perpendicular magnetic field 
can be calculated using the following equation according to [Bra94] and [BI93]: 
𝑃ℎ𝑒⊥ = 𝜋 ∙ 𝑓𝑛 ∙ 𝑙𝑠𝑐 ∙ 𝑏𝑠𝑐
2 ∙
1
𝜇0
∙ 𝐵⊥ ∙ 𝑔 (
𝐵⊥
𝐵𝑐
) (3.84) 
Wherein the function g is defined as follows 
𝑔(𝑥) =
1
𝑥
∙ [
2
𝑥
∙ 𝑙𝑛(𝑐𝑜𝑠ℎ 𝑥) − 𝑡𝑎𝑛ℎ 𝑥] (3.85) 
The critical magnetic Bc field can be estimated by 
𝐵𝑐 =
𝜇0 ∙ 𝐼𝑐
𝜋 ∙ 𝑏𝑠𝑐
 (3.86) 
The hysteresis loss caused by an external, alternating parallel magnetic field can be 
calculated using the following equations according to [MW01]: 
𝑃ℎ𝑒∥ =
{
 
 
 
 2 ∙ 𝑓𝑛 ∙ 𝑙𝑠𝑐 ∙ 𝐴𝑝𝑒𝑛
3 ∙ 𝜇0 ∙ 𝐵𝑐
𝐵∥
3,                                 𝐵∥ ≤ 𝐵𝑝𝑒𝑛
2 ∙ 𝑓𝑛 ∙ 𝑙𝑠𝑐 ∙ 𝐴𝑝𝑒𝑛 ∙ 𝐵𝑝𝑒𝑛
3 ∙ 𝜇0
(3 ∙ 𝐵∥ − 2 ∙ 𝐵𝑐 ), 𝐵∥ ≥ 𝐵𝑝𝑒𝑛
 (3.87) 
Herein Apen is the surface penetrated and Bpen the full penetration field, which can be 
calculated by 
𝐵𝑝 = 𝜇0 ∙ 𝐼𝑐 (3.88) 
The total AC losses can be calculated by summation of all components for each tape in 
the secondary, superconducting winding and summation of losses of all REBCO tapes 
𝑃𝑎𝑐 = 𝑛𝑝𝑎𝑟 ∙ 𝑃ℎ𝑠 + ∑ (𝑃ℎ𝑒⊥ + 𝑃ℎ𝑒∥ + 𝑃𝑒
𝑛=𝑛𝑝𝑎𝑟
𝑛=1
) (3.89) 
Herein n is the iteration variable over all REBCO tapes in the secondary winding. 
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3.4 Design method for an Air Coil Superconducting 
Fault Current Limiter 
The design method as shown in Figure 3.8 was set-up in such a way, that the 
calculation of the primary and the secondary winding can be performed independently. 
The advantage of this approach is, that it covers two possible applications. 
 
Figure 3.8: General approach of the proposed design method. The design process is separated into 
two major parts, the calculation of a design with an improved primary winding and the insert. 
This allows independent the calculation of the retrofit of an air core reactor and the design 
of an AC-SFCL with improved primary winding. 
The first part is the design of an insert in order to retrofit an air core reactor. In this 
case the dimensions of the primary winding are already given by the air core reactor. By 
variation of the properties of the secondary winding, mainly the properties of the REBCO 
tape, the impedance zlim during fault and quench behavior can be influenced. The 
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impedance during nominal operation zn can be adjusted by variation of the winding 
distance dw. 
The second application is to build an AC-SFCL design with improved primary winding. 
Therefore the geometrical parameters of the primary winding are varied in order to adjust 
the electrical parameters, mainly the impedances, to specified values. In this case the 
parameters of the secondary winding are set constant. 
3.4.1 Retrofitting an Air Core Reactor 
In case of a retrofit the geometry of the primary winding is already defined by the 
dimensions of the air core reactor. The critical current Ic and the thickness hstab of the 
stabilization of the REBCO as well as the distance dw between the windings are 
variables. The geometry and the variables, defined in a reasonable range, serve as 
specification for the design process shown in Figure 3.9. Before iterating over the 
variables in the defined range the magnetic field within the primary winding is calculated 
in step 2 using elliptic integrals as described in chapter 3.2. The magnetic field is 
calculated in axial and radial direction of the solenoid. This corresponds to the 
perpendicular and parallel direction of the magnetic field related to the REBCO tapes. 
For the further calculation the maximum magnetic field component is considered, which 
gives a lower Ic for the REBCO tapes as a worst case assumption. 
In calculation step 3 the critical current Ic, thickness of stabilizer hstab and winding 
distance dw are varied. These variable parameters have a direct influence on the 
resistances and reactance of the equivalent circuit diagram and therefore on the 
impedance during normal operation and fault condition. The critical current Ic of the SC-
tape determines the total amount of SC-tape needed in order to carry the induced current 
in the secondary winding safely. Since the thickness of the stabilizer of each SC-tape is 
assumed to be the same, the amount of parallel tapes affects the resistance during fault 
operation as well. A reasonable value range for critical current Ic is given in Table 3.3. 
The stabilizer thickness hstab is the main parameter determining the resistance of a 
REBCO tape during fault operation. Usually it is a copper layer supported by a small 
layer of silver. A reasonable range of values for copper stabilization is given in Table 3.3. 
The winding distance dw determines the magnetic stray field. It is the major variable 
parameter influencing the impedance during normal operation. With increasing winding 
distance the magnetic stray field increases and therefore the impedance during normal 
operation. The objective is to design the distance as small as possible, but at the same 
time ensure thermal and electrical insulation. The maximum value should be around 
10% of the inner diameter of the primary winding. During one calculation cycle all 
variable parameters remain constant. 
In calculation step 4 the number of parallel REBCO tapes npar is calculated using 
eq. (3.90) and eq. (3.91).The number of parallel tapes npar is estimated assuming ideal 
coupling between the windings 
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𝑁p
𝑁s
=
𝐼max
𝐼n,peak
∙ 𝑛par (3.90) 
wherein 
𝐼max = 𝐼c(𝐵, 𝑇) ∙ 𝑘I (3.91) 
The total number of tapes ntot defines the cross-section As of the second winding and is 
calculated in step 5 using 
𝐴s = 𝐴tape ∙ 𝑛tot ∙ 𝑓fs (3.92) 
𝑏s =
𝐴s
ℎp
 (3.93) 
Herein hp is the height of the primary winding, which needs to be shielded, ffs the fill-
factor of the secondary winding and bS the thickness of the secondary winding and ntot 
can be calculated using eq. (3.78). With the thickness bS and the winding distance dW 
the outer and inner radius of the secondary winding can be calculated 
𝑟as = 𝑟ip − 𝑑w (3.94) 
𝑟is = 𝑟as − 𝑏s (3.95) 
When all geometic parameters of the secondary winding have been calculated both 
windings are properly defined. The inductance of the secondary winding Ls in step 6 can 
be calculated using eq. (3.51). 
The engineering current density of each winding are calculated using 
𝑗ep =
𝐼n
ℎp ∙ (𝑟ap − 𝑟ip)
 (3.96) 
𝑗es =
𝐼c(𝐵, 𝑇) ∙ 𝑛par
ℎs ∙ (𝑟as − 𝑟is)
 (3.97) 
Assuming a homogeneous distribution of the engineering current densities over the 
cross-section of the windings they can be used to calculate the magnetic field in the stray 
gap using elliptical integrals as described in chapter 3.2 and superpose the components 
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of each winding. It is assumed, that the magnetic field in circular/phi-direction is constant 
as well as in axial direction (step 7). The distribution in radial direction is shown in 
Figure 3.4. Integration of this magnetic field using eq. (3.29) gives the total stray 
inductance Lσ. Based on the magnetic field distribution and the corresponding total stray 
inductance Lσ the stray inductance and main inductance of each winding can be 
calculated using eq. (3.72) through eq. (3.75) (step 8). 
To fully describe the equivalent circuit diagram the resistances must be determined 
in step 9. The resistance of the primary winding RP is assumed to be given (it can be 
calculated using eq. (3.76) otherwise) and the resistance of the secondary winding RS 
or RS’ respectively is calculated using eq. (3.77) and eq. (3.80). With all elements of the 
equivalent circuit diagram defined the impedance for normal operation and fault 
operation can be calculated and compared with the previously defined reference values. 
If the calculated impedance zn is equal or lower than a reference impedance znref the 
current design is saved, if not the calculation process is started again with a new set of 
variable parameters. After a feasible design matches the impedance criterion and is 
saved the variable parameters are varied consecutively until defined maximum values 
are reached. If all variable parameters are having passed their respective value range 
the calculation process ends. 
If the calculated values for impedance meet the defined condition the calculated 
design is stored as feasible and the calculation can be started with a new set of variable 
parameters, if not the iteration is started with a new set of variable parameters 
immediately. This process continues until all variable parameters have been processed. 
The result of this process are all designs, which match the specified impedance during 
normal operation. Within these results it is now possible to find designs, which are 
optimized with respect to certain parameters, such as losses, volume or REBCO 
conductor demand for example. This can be achieved by searching for the design with 
the lowest losses, volume or REBCO conductor demand. 
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Figure 3.9: Flow diagram for calculation of the retrofit. Assuming constant parameters for the primary 
winding a secondary winding is calculated. If the impedance of the design during normal 
operation the AC-losses of the AC-SFCL design are calculated and the design is stored. 
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3.4.2 Optimized design of an Air Coil  
Superconducting Fault Current Limiter 
The impedance of the AC-SFCL during normal operation is mainly determined by the 
stray field across the windings. For the retrofit the only possibility to minimize the stray 
field is to narrow the gap between the windings. However, another option is designing 
the primary winding from scratch. By variation of the geometry of the primary winding 
the magnetic field distribution and magnitude can be altered and therefore the magnetic 
stray field over the primary winding minimized. The basic specification remains the same 
compared to the retrofit: Apparent power Sn, voltage Vn and impedance zlim must be 
defined. The approach in this case is to vary the geometrical parameters inner radius rip 
and height hp and determine iteratively the appropriate number of turns Np of the primary 
winding in order to match the defined reference impedance zref = zlim or the inductance 
Llim (eq. (3.12)) respectively. Figure 3.11 shows the design method to calculate an 
optimized primary winding for an AC-SFCL. 
After the specification in calculation step 1, the inner radius rip and the height hp are 
varied in a given interval and increment (step 2). 
The number of turns Np is determined in an iterative way (step 2 to step  5), since for 
a given inductance Llim the corresponding number of turns Np needs to be found. The 
calculation is started with an initial number of turns Np = Ninit and the necessary cross 
section is calculated taking into account the fill factor of the primary winding ffp. This 
calculation follows 
𝐴p = 𝑓fp ∙ 𝑁p ∙ 𝐴c (3.98) 
wherein Ac is the cross-section of each single conductor or turn and Ap is the cross-
section of the primary winding. The fill factor ffp is defined as the ratio of conductor cross-
section to the total cross-section of the primary winding. The outer radius of the primary 
winding can be calculated 
𝑟ap =
𝐴p
ℎp
− 𝑟ip (3.99) 
With eq. (3.99) all geometrical parameters are defined and the inductance of the 
primary winding Lp can be calculated. If the calculated inductance Lp is higher than the 
inductance Llim the calculation proceeds with the next step. If this is not the case the 
number of turns Np is stored as Nmin and a new number of turns Nmax is calculated by 
increasing Nmin (e.g. doubling Nmin). The above described calculation of cross-section 
Ap, radius rap and inductance Lp is repeated until Lp is larger than Llim (step 3). 
If this is the case then there is a number of turns Nmin, which leads to a lower 
inductance than Llim and a number of turns Nmax, which leads to a higher inductance than 
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Llim. The number of turns Np, which corresponds to Lp = Llim, must be found between Nmin 
and Nmax. 
In step 4 the average of Nmin and Nmax is calculated and verified, if this leads to an 
inductance Lp, which converges to Llim. 
If this is not the case, this process is repeated (step 5). Hereby either Nmax is reduced 
or Nmin is increased until either one of them leads to an inductance Lp, which converges 
with Llim. This approach is qualitatively shown in Figure 3.10. The advantage of this 
approach is, that the inductance Lp is calculated within a few steps, which is practically 
faster than looping through the number of turns. 
 
Figure 3.10: Iterative approach to calculate the inductance Lp of the primary winding  The number of turns 
is varied in discrete steps until the calculated impedance Lp matches the impedance 
necessary for fault current limitation 
To fully characterize the primary winding the resistance is calculated in step 6 with 
the specified conductor cross-section and its electrical resistivity at the foreseen 
temperature (usually RT) using eq. (3.62). 
In step 7 the impedance of the primary winding can then be calculated by 
𝑍p = √𝑅p2 + (2𝜋 ∙ 𝑓n ∙ 𝐿p)
2
 (3.100) 
and the reference impedance zlim according to eq. (3.10). The calculated impedance 
Zp is compared to the specified impedance Zlim. If both impedances match, the 
calculation is continued assuming an ideal secondary winding. This means, that the 
secondary winding is assumed to ideally shield the primary wining (fill factor ffs = 1), has 
a high resistance (stabilizer thickness of the REBCO tapes hstab = 2 µm) and the critical 
current Ic of the REBCO tapes is sufficiently high to carry the induced current using only 
one layer of REBCO tapes in step 9. 
At last, the impedance during normal operation is calculated assuming, that the 
resistance R’sc is negligible and only the main inductance Lm and the stray inductance 
L’σs are in parallel (step 10). The design is considered as feasible, saved and the 
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calculation starts with a new set of parameters until variable parameters inner radius rip 
and height hp reach their defined maximum value. 
Finally, there is a set of geometrical parameters, which can be found in the searched 
range of the geometrical parameters and meet the specifications. Within these results 
an optimum can be found by the maximum ratio of impedance during fault to impedance 
during normal operation 
𝑓z =
𝑍p
𝑍n
 (3.101) 
With a given ration fz, it is now possible to search for the most compact geometry or 
smallest volume in the calculated results. If the overall dimensions are a constraint, for 
example if a maximum height or maximum diameter should not be exceeded, the design 
with the maximum fz can be found as well existing in the calculated results. 
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Figure 3.11: Flow diagram for optimized design. With a set of geometrical parameters the number of 
turns N are calculated to match the reference impedance Lref and the impedance Zlim 
assuming constant parameters for secondary winding. 
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3.5 Summary 
This chapter described the design and the basic functionality of an AC-SFCL. 
Equations have been introduced in order to calculate the major electrical parameters of 
the equivalent circuit diagram depending on the geometry and the properties of the 
REBCO tape. Therefore a method for the calculation of the magnetic stray field, which 
determines the stray inductances and hence the impedance during normal operation, 
with elliptic integrals has been adopted. A method for the calculation of the inductance 
of a solenoid has been introduced. This method allows the calculation of the inductance 
of solenoids with arbitrary cross-section and can therefore be used to calculate the 
inductance of the primary and the secondary winding. 
The equations have been compiled into a design method. This allows a computational 
approach to design an AC-SFCL. Hereby the design method was divided into two 
separate parts. This allows to either retrofitting an air core reactor with a secondary 
winding or designing the AC-SFCL from scratch with an improved primary winding. 
For the retrofit the variation of the properties of the REBCO tape, critical current IC, 
stabilizer thickness hstab and distance of windings dW allows to tune the electrical 
parameters and therefore the impedance zn during normal operation and the impedance 
zlim during current limitation. 
Designing an AC-SFCL with improved primary winding allows improving the electrical 
parameters by variation of the geometrical parameters inner diameter dip and height hp 
of the primary winding. In this case the geometry can be optimized in such a way, that 
the stray field between the windings is minimized and hence the impedance during 
normal operation. 
Both design methods require the specification of the electrical parameters and 
specification of the superconducting REBCO tape used in the secondary winding. 
The design method was successfully used for the design of an AC-SFCL 
demonstrator described in chapter 4 and for the designs for medium and high voltage 
AC-SFCLs presented in chapter 6.
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4 Design, manufacturing and test of a 
60 kVA, 400 V, z = 6% demonstrator 
This chapter describes the design, build and test of a 60 kVA, 400 V, z = 6% AC-
SFCL demonstrator. As a prerequisite measurements are described, which were 
performed to characterize REBCO tapes and to investigate their applicability for use in 
the demonstrator. Superconducting rings were manufactured from pieces of the REBCO 
tapes and placed in a small coil for quench investigation. This small coil was also used 
to investigate the manufacturing process of the demonstrator and to address design 
challenges at an early stage. Additionally, the experimental setup was tested and 
adapted to the subsequent tests with the demonstrator. 
The experimental results served as input parameters for the design of the 
demonstrator together with the equations and methods described in chapter 3. The most 
compact design was chosen, which meets the electrical specification. The demonstrator 
was investigated in three operational modes: Normal operation, fault current limitation 
and recovery under load. The first two operational modes proved the principle of the AC-
SFCL concept as well as allowed verification of the design equation and methods. 
4.1 Preliminary investigations of single, short-circuited 
superconducting tapes 
Before the REBCO tapes were used in the manufacturing process of the secondary 
winding of the demonstrator several measurements were performed to 
characterize them: 
 Measurement of the resistance depending on temperature R(T) of small samples 
allows determination of the critical temperature Tc and the progression of the 
resistance with increasing temperature of the REBCO tape in normal 
conducting state. 
 The critical current Ic(B,T,α) was measured on small samples for all angles and 
magnetic fields up to 600 mT. This allowed a prediction of the current carrying 
capacity of the tape in the demonstrator. 
 The critical current Ic was measured at self-field on REBCO tapes with 1.47 m 
piece length to prequalify the tapes for the demonstrator with respect to 
c homogeneity 
In advance of manufacturing and testing of the AC-SFCL demonstrator a test coil was 
built to quench single superconducting rings made of REBCO tape. The rings were 
fabricated by soldering the REBCO tape at the ends using a short piece as 
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interconnector. To manufacture the soldered joint an apparatus was built and the 
resistances of the soldered connections of small samples were measured. The quench-
experiments with the test coil and single superconducting REBCO rings allowed the 
adaption of the measurement equipment, such as a reliable connection of voltage taps 
on the REBCO rings and protection circuits for sensitive measurement equipment. 
4.1.1 Characterization of Superconducting Tapes 
All measurements described in this chapter used two different REBCO tapes. The 
data provided by the manufacturer is summarized in Table 4.1. 
Table 4.1: Data of the REBCO tapes 
Parameter Tape A Tape B 
Manufacturer Nr. 
M3-876-6 
SCS12050-AP 
M3-913-1 
SCS12050-AP 
Tape width 12 mm 12 mm 
Total thickness 94 µm 155 µm 
Thickness REBCO layer 1 µm 1 µm 
Mechanical stabilization: Hastelloy 50 µm 50 µm 
Electrical stabilization: Silver 2 µm 2 µm 
Electrical stabilization: Copper 40 µm 100 µm 
Measurement of resistance depending of temperature R(T) 
Measuring the resistance as a function of the temperature is important for the limiting 
behavior and for determination of the critical temperature Tc. 
The measurement principle is shown in Figure 4.1. A sample of a superconducting 
tape is cooled down to 77 K in a LN2 open bath cryostat and a current source is used to 
conduct a DC current of Imeas = 20 mA in the sample. As soon as the sample is in 
superconducting state the voltage drop Vmeas over the sample is not measurable any 
more. A second current source was used to conduct a heating current Iheat in a 
resistance. The joule heat in the resistor warms up the sample at a given rate. The 
currents Iheat and Imeas are set using a Labview program running on a conventional PC, 
as it is the case for the voltage Vmeas and a temperature signal. 
Figure 4.2 shows the results for the REBCO tapes A and B. Tape A shows a critical 
temperature of Tc =91 K and a resistance of 6.9 mΩ/m after transition to normal state. 
Tape B shows a critical temperature of 90.3 K and a resistance of 3 mΩ/m after transition 
to normal state. The reason for the higher resistance of tape A is the thinner copper layer 
compared to tape B as well as for the stronger linear gradient of resistance with 
increasing temperature. 
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Figure 4.1: Diagram of the setup to measure the resistance depending on temperature R(T). The 
REBCO tape is cooled down to 77 K and the slowly heated up. During the heating process 
a small current Imeas and the voltage drop across the tape Vmeas are used to calculate the 
resistance R(T). 
 
Figure 4.2: Measured resistance depending on temperature R(T) of the superconducting tape A and 
tape B in the measured range 
At room temperature (300 K) tape A reaches the calculated resistance assuming a 
resistivity of ρ = 0.0172 Ωm/mm2. Tape B shows a higher resistance than calculated, 
which may be explained by geometry deviations of the tape layers, but was still within 
11%. The results of the R(T) measurements are summarized in Table 4.2. 
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Table 4.2: Summary of results of R(T)-measurement 
Parameter Tape A Tape B 
Critical temperature Tc 91 K 90.3 K 
Minimum resistance in normal state 6.9 mΩ/m 3 mΩ/m 
Measured resistance at 300 K 35.12 mΩ/m 16.08 mΩ/m 
Theoretical resistance at 300 K 35.83 mΩ/m 14.33 mΩ/m 
The resistance after transition to normal state was used to calculate the impedance 
during normal operation of the AC-SFCL demonstrator. 
Measurement of critical current depending on magnetic field and angle Ic(B,T) 
Each REBCO tape in the AC-SFCL is subject to a different magnetic field 
configuration. While at the center of the solenoid the magnetic field is almost exclusively 
in parallel to the SC-tape the perpendicular field component increases towards the ends 
of the coil.  
REBCO tapes show an anisotropic behavior of the critical current IC depending on the 
magnetic field. 
Figure 4.3 shows the setup for measuring the critical current Ic(B,T). The magnetic 
field is generated by two Helmholtz coils. This arrangement is suitable to generate a 
homogeneous magnetic field. 
 
Figure 4.3: Schematic of the setup for measuring the critical current Ic(B,T). A homogeneous magnetic 
field is generated using two Helmholtz coils. he REBCO tape is rotated within the 
magnetic  field. 
A sample of 5 cm piece length was cooled down to 77 K in an open bath cryostat and 
placed between the coils. The magnetic field was ramped up and a current applied. The 
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current was increased until the sample quenches. After the quench the current and the 
magnetic field were then shut down. The sample was rotated by an angle of 15°. This 
procedure was repeated until the sample was rotated by an angle of 360° in total. 
In Figure 4.4 and Figure 4.5 the dependency of critical current Ic on the magnetic flux 
density B is shown for tape A and tape B.  
 
Figure 4.4: Measured critical current Ic depending on magnetic field density for parallel field 
 
Figure 4.5: Measured critical current Ic depending on magnetic field density for perpendicular field 
The magnetic field in Figure 4.4 was applied parallel to the tapes and the tapes were 
positioned at 0° and at 180°. The magnetic field in Figure 4.5 was applied perpendicular 
to the tapes and the tapes were positioned at 90° and at 270°.  
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Tape A and tape B show the expected decline of the critical current Ic with increasing 
magnetic field density B. Depending on the orientation of the tapes (0° or 180°) the 
critical current Ic deviates 11.4% at maximum for tape A and 6% at maximum for tape B. 
In case of perpendicular field the critical current Ic decreases as well with increasing 
magnetic field density B. 
The results for critical current Ic depending on the angle are shown in Figure 4.6 for 
tape A and tape B, both at a magnetic field density of B = 30 mT. The critical current Ic 
of tape A varies between 188 A at 50° and 231 A at 150°. For tape B the critical current 
Ic varies between 284 A at 240° and 346 A at 30°. 
 
Figure 4.6: Measured critical current Ic depending on the angle of the magnetic field for tape A and 
tape B for a magnetic field density of B = 30 mT 
Both tapes do not follow a particular shape in terms of dependency of critical current 
Ic of magnetic field angle. The reason for this behavior is the doping of the 
superconductor material during the manufacturing process in order to pin of the flux 
vortices and prevent their movement within the magnetic field. 
Measurement of critical current Ic of superconducting tapes in self-field 
The critical current Ic of REBCO tapes is not homogeneous distributed and varies 
along the length of the tape. Reasons for this are inhomogeneity, such as local 
misalignment of the atomic lattice and variation of the thickness of the 
superconducting layer. 
It was therefore necessary to investigate the distribution of the critical current IC of each 
REBCO tape in order to determine their applicability in the demonstrator. For every 
REBCO tape the critical current IC and the homogeneity of the critical current Ic along 
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the tape was measured. Therefore the REBCO tape was divided into 10 sections of 15 
cm length each. The voltage drop of each interval was measured as well as the voltage 
over the whole tape. 
The setup for the Ic-measurement is shown in Figure 4.7. A current source was used 
to control a DC current Imeas in the REBCO tape. The voltage drop was measured at the 
terminals and across the whole REBCO tape. Additional voltage taps were attached to 
the REBCO tape along the length in 10 sections.  
 
Figure 4.7: Setup to measure critical current distribution of each REBCO tape intended for the use in 
the AC-SFCL demonstrator. The current is increased in discrete steps and the voltage drop 
of each section is measured after each current increase. 
After an offset measurement to minimize measurement errors due to temperature the 
current was carefully ramped up in discrete steps. After each current step the voltage 
was measured. Hereby a multiplexer was used, to automatically measure all 10 voltage 
sections. Each voltage drop Vmeas itself was measured using a Nanovoltmeter. The 
current Imeas was set via PC using a Labview program. The measured voltage Vmeas is 
recorded by the same software. 
Figure 4.8 shows the fixture for the REBCO tapes together with the voltage contacts 
and current leads. The REBCO tape was bended circularly with a diameter of 470 mm, 
which is the diameter of the secondary winding of the demonstrator (compare 
chapter 4.3). The setup shown in Figure 4.8 was emerged completely in LN2 
under boiling conditions. 
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Figure 4.8: Mechanical setup for measuring the critical current at self-field and 77 K. The REBCO tape 
is bend with the same diameter as in the AC-SFCL. 
Figure 4.9 shows a current voltage curve for a 1.475 m long piece of tape A. Section 
V10 shows the lowest critical current of Ic = 266 A. Section V9 shows the highest critical 
current of Ic = 272 A.  
 
Figure 4.9: Measurement of critical current Ic for a sample of tape A at self-field 
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The average critical current over the whole tape is Ic = 269 A and the difference between 
the highest critical current Ic and the lowest critical current Ic is 6 A. 
Figure 4.10 shows a current voltage curve for a 1.475 m long piece of tape B. Section 
V5 shows the lowest critical current of Ic = 377.5 A, while sections V4 and V8 show the 
lowest critical current of Ic = 381 A. The average critical current along the whole tape is 
Ic = 379.25 A and the difference between the highest critical current Ic and the lowest 
critical current is Ic = 3.5 A. 
 
Figure 4.10: Measurement of critical current Ic for a sample of tape B at self-field 
The deviations in terms of critical current Ic are below 3% in the examples 
investigated. This is sufficiently small to ensure, that the tapes will quench completely 
and instantaneously during fault operation. 
4.1.2 Connecting superconducting tapes and quench 
behavior of a single superconducting loop 
To manufacture the rings it was necessary to guarantee a low-ohmic and reproducible 
soldered connection of REBCO tapes and investigate their quench behavior. Therefore 
a small test coil was built in which a single REBCO tape was short-circuited and 
quenched. Additionally, the small coil allowed to examine the manufacturing process 
itself as well as contacting of voltage taps and measurement setup, which were used in 
the tests of the demonstrator later on. 
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Connecting REBCO tapes 
A requirement for using REBCO tapes in the AC-SFCL is to manufacture a soldered 
connection (joint) with low impedance. The soldering process has to ensure a small 
deviation in of the resistance of all manufactured connections and have to show no 
degradation of the critical current Ic. 
Figure 4.11 shows the principle of the soldered connection. The ends of the REBCO 
tape loop were put against each other and a tape piece of 6 cm length was used to make 
the connection with an overlap 3 cm at each tape end. Hereby the REBCO layers of the 
tapes face each other in order to minimize the distance for the current from REBCO layer 
to REBCO layer. In former research this type of joint is referred to as bridge joint [MZC15] 
or butt joint [SD10]. 
 
Figure 4.11: Principle of the soldered connection. The ends of a REBCO tape face each other and a 
second, short REBCO piece is used to make the connection. 
To manufacture the soldered connection a fixture was built as shown in Figure 4.12. 
Firstly the REBCO tape was cleaned with ethanol and pre soldered at the ends on a 
length of 3 cm using a low temperature solder based on an indium-tin compound. The 
solder was chosen due to its low melting temperature of Tm = 167 C, which ensured a 
degradation-free soldering process. The connection piece was pre soldered on the 
whole surface as well. 
A block with a groove of 13 mm width was used to place the REBCO tape inside with 
the soldered side facing upwards. The connection piece was placed on top the ends and 
an intender with a fitting notch was used to press the REBCO tapes together. The 
necessary force was applied using nuts on M4 threads. The nuts were slightly tightened. 
The whole fixture was then heated to 175°C on a heating plate to liquefy the solder. The 
nuts were tightened again, this time with 2 Nm torque to form the connection. The heat 
was applied for two minutes and the fixture then removed from the heating plate and 
cooled down at room temperature. After cool down the nuts were opened and the 
soldered connection was removed from the block. 
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Figure 4.12: Principle of fixture for soldering tapes. The tapes are placed in the holding fixture with the 
pressing fixture on top. A constant force and heat is applied until the REBCO tapes form the 
soldered connection. 
Before connecting the actual rings, several small samples were manufactured and 
the resistance measured in order to prove the reliability of the soldering method. As an 
example Figure 4.13 shows the contact resistance depending on current. 
 
Figure 4.13: Measured resistance depending on current for small soldered pieces of REBCO tapes (6 cm 
lap length, 12 cm total length) 
The setup used for this measurement is a 4 wire sensing based on the setup shown 
in Figure 4.7. However for this measurement only one voltage drop (across the 
soldering) was measured 
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The results show a resistance of Rs = 104 nΩ for a soldered joint as shown in Figure 4.11. 
The measurement was stopped before the Ec-criterion was exceeded. Referred to the 
overlap area this is equivalent to Rs = 374.4 nΩcm² for the whole bridge joint or 
Rs = 187.2 nΩcm² for each lap joint. This result is very well within reported resistances 
for REBCO joints [PAK07], [BOS09], [LHS11], [MZC15], [BAC15]. 
Assuming a current of I = 300 A in a REBCO ring with 12 mm width of the secondary 
winding, the losses Psl due to the soldering would be 
𝑃sl = 𝑅s ∙ 𝐼
2 = 104 nΩ ∙ (300 A)2 = 9.36 mW (4.1) 
A typical secondary winding of an AC-SFCL can contain up to several hundreds of 
REBCO rings. The losses caused by the soldering in such a winding would remain below 
10 W. This is significantly lower than the AC-losses of the conceptual designs presented 
in chapter 6 for example. Nevertheless the resistance of Rs = 104 nΩ is sufficiently low 
for the joints in AC-SFCLS demonstrator. Nevertheless, the resistance of REBCO joints 
for AC-SFCL designs can be further reduced by increasing the overlap length, the use 
of a solder with lower resistivity and improving the soldering process itself. 
Manufacturing the test coil and contacting of voltage taps 
In order to investigate the quench behavior of single tapes a small coil was built to 
test a single tape under fault conditions. The preliminary tests allowed investigation of 
the manufacturing steps of the primary and secondary winding of the AC-SFCL, the 
measurement setup for short-circuit tests and contacting of voltage taps. Different 
REBCO tapes were tested as well as different methods of contacting voltage taps. The 
measurement setup for the short-circuit tests of a single superconducting loop served 
as a blueprint for the measurement setup to test the actual AC-SFCL. 
The small test coil was made out of G10 with a copper winding as shown in 
Figure 4.14. In order to quench a single superconducting REBCO ring a mounting was 
manufactured, which held the ring at its position and offered the possibility to test 
different methods of attaching voltage taps. A Rogowski coil was used to measure the 
current inside of the REBCO ring. The tested REBCO ring had a diameter of 249 mm 
and a respective circumference of 782.3 mm. The main parameters of the test coil are 
summarized in Table 4.3.  
In order to measure the voltage in the short-circuited REBCO ring four kinds of 
contacting methods have been investigated. The first method was an adoption of the 
voltage clamps for the IC-measurement of long tapes (Figure 4.8). Customized stainless 
steel clamps were used, which pressed themselves on the tape. The signal quality 
suffered from thermal and mechanical deformation due to cooling and heating during the 
testing (the tension of the clamps faded) and the influence of the magnetic field of the 
primary winding. This method of contacting was therefore discarded. Contacts with silver 
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paste turned out to be as prone to mechanical influence due to temperature change and 
not reliable enough. 
Table 4.3: Geometrical and electrical parameters of the fabricated test coil 
Parameter Symbol Value 
Height htc 55 mm 
Outer diameter datc 280.6 mm 
Inner diameter ditc 268 mm 
Number of turns Ntc 25 
Inductance Ltc 268 mH 
Resistance Rtc 30.5 mΩ 
 
 
Figure 4.14: (A) Picture of the manufactured test coil and (B) cross-sectional view 
Turning the superconducting layer inwards and contacting the tape with gold contacts 
with springs, which pressed themselves on the tape ensured a continuous and reliable 
contact during the measurements. However this method introduced a small loop, which 
in return induced an additional voltage, due to the magnetic field of the primary winding. 
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The final option tested was soldering the contacts directly onto the REBCO tape. This 
approach sacrificed the flexibility to change tapes easily and having an additional tension 
through the gold contacts to keep the REBCO ring in place. On the other hand it allowed 
placing the measurement cables next to the REBCO tape by machining a small channel 
in the G10-ring. A superimposed voltage is therefore omitted. 
The test coil was connected to a measurement setup shown in Figure 4.15. A 
400 V/50 V, 400 kVA transformer was used as power source. Two anti-parallel thyristors 
allowed triggering and passing of negative and positive half cycles. The resistance Ra 
was used to adjust the prospective current Ip in the primary winding. Voltages measured 
were the source voltage Vs, the voltage Va across the resistance Ra, the voltage Vtc at 
the terminals of the current leads and the voltage Vsc across the superconducting 
REBCO ring. The current in the primary winding Ip was measured using a Rogowski coil. 
All measured parameters were processed by a transient recorder (TR) and transferred 
to a computer (PC). The measurement was started and controlled from the PC. A 
synchronization box (SB) ensured, that the measurement started exactly at the zero-
crossing of the voltage of the power source. A protective circuit was installed to cut off 
any voltages above 9 V in order to prevent damage of the transient recorder [Hie11]. 
 
Figure 4.15: Measurement setup for quench experiments of single, short-circuited superconducting 
REBCO rings  
Figure 4.16 shows an example of voltages induced, when a current of Ip = 328 A is 
conducted in the primary winding of the test coil. The resistance was set to Ra = 150 mΩ 
and the measured voltage drop at the test coil was Vtc = 28.3 V.  
The induced voltage in the short-circuited REBCO ring was measured across ten 
voltage taps as shown in Figure 4.16 on the right. The segments show a very different 
quench behavior in terms of induced peak voltage. While each segment has the same 
length of 7.8 cm the voltage peaks differ greatly. The voltage V8 reaches a peak of 
130 mV, which results in an electrical field strength of E8 = 16.7 mV / cm. The lowest 
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voltage drop was measured at 𝑉5̂ = 6 mV, this results in an electrical field strength of 
E5 =  0.77 mV / cm, which is still above the Ec-criterion of Ec = 1 µV / cm. 
 
Figure 4.16: Quench results of a single short-circuited REBCO ring (tape B) with ten voltage taps (order 
is shown on the right) 
Comparison with the measurement of the critical current Ic in 10 segments 
(compare 4.1.1) of the quenched tape showed no particular relation between the 
distribution of critical current Ic and quench behavior of the respective REBCO tape. This 
is in contrary to quench measurements of single resistive type tapes and can be 
explained by the influence of the magnetic field. 
4.2 Specification and dimensioning 
The purpose of the demonstrator is to confirm the general principle of the AC-SFCL 
and investigate the operational behavior during normal and fault operation. The 
equations and the approach described in chapter 3 have been used to design the AC-
SFCL demonstrator. Therefore, the AC-SFCL demonstrator verifies the design method 
as well. For the design and the manufacturing of the AC-SFCL demonstrator the 
electrical parameters had to be specified and several parameters and constraints must 
be defined. 
Electrical specification 
To build the AC-SFCL demonstrator it is necessary to specify the apparent power Sn, 
voltage Vn, the frequency fn (50 Hz or 60 Hz) and the reference impedance zlim as 
described in chapter 3.1. The AC-SFCL demonstrator was intended to operate in a single 
phase lab environment with the electrical specification summarized in Table 4.4. The 
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specified apparent power Sn and voltage Vn reflect the intended operation. The reference 
impedance during fault of zlim = 6% is a typical value for air core reactors. Reaching an 
impedance zn ≤ 1% at least was considered a reasonable ratio of impedance during fault 
and impedance during normal operation. 
Table 4.4: Electrical specification of the AC-SFCL demonstrator 
Parameter Symbol Value 
Apparent power  Sn 60 kVA 
Voltage  Vn 400 V 
Frequency  fn 50 Hz 
Reference impedance during fault  zlim 6% 
Reference impedance during normal operation  zn ≤ 1% 
From the specified parameters in Table 4.4 the electrical parameters listed in Table 4.5 
can be directly derived using eq. (3.9) to eq. (3.12). 
Table 4.5: Derived electrical parameters of the AC-SFCL demonstrator 
Parameter Symbol Value 
Rated current  In 150 A 
Impedance of primary winding Zlim 160 mΩ 
Inductance of primary winding Lp 0.5093 mH 
Impedance during normal operation Zn 27 mΩ 
The current In defines the minimum cross-section ACu of the conductor in the primary 
winding. For the primary winding, copper wire with a rectangular cross section and 
lacquer insulation was chosen. The maximum current density in the copper wire was 
defined as 5 A/mm². This conservative assumption corresponds with a minimum cross-
section of 
𝐴Cu ≥
150 A
5 
A
mm2
= 30 mm2 (4.2) 
Geometry and tape parameters 
The demonstrator was designed for operation and testing in a lab environment. 
Therefore the geometry should be rather compact and the dimensions should not exceed 
0.5 m in height and diameter in order to allow easy handling. To facilitate the 
manufacturing, it was decided to operate the primary winding at 77 K in liquid nitrogen. 
The primary winding was designed as an air core reactor and the secondary winding as 
an insert. The parameter range, which was considered to find suitable geometries for 
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the primary winding is given in Table 4.6. Herein the parameter range of inner radius rip 
and the height hp is varied over the desired maximum dimension of 0.5 m. The range of 
the fill-factor ffp is rather high, but proven to be feasible by the manufacturing of a small 
test coil. 
Table 4.6: Variable geometrical parameters of the primary winding for the AC-SFCL demonstrator 
Parameter Symbol Value (range) 
Inner radius rip 0.1 m … 0.6 m 
Height  hp 0.2 m … 0.6 m 
Fill-factor  ffp 0.8 … 0.9 
With the parameters in Table 4.6 and the electrical specification in Table 4.4 the 
design process was started in order to find a suitable geometry for the primary winding 
using the design process described in chapter 3.4. The calculated results for impedance 
during normal operation depending on number of turns Np for different geometries or 
values for inner radius rip and height hp are shown in Figure 4.17. 
From Figure 4.17 it can be seen, that the minimum inner radius rip of the primary 
winding needs to be ≥ 0.2 m in order to reach the specified impedance of zn = 1%. 
Figure 4.18 magnifies the region of geometries, which fulfill the z ≤ 1% criterion. 
Therefore an inner radius of rip = 0.25 m was chosen, which corresponds to the defined 
maximum diameter defined for easy handling. The chosen height of the primary winding 
is hp = 0.3 m and the number of turns are Np = 33 in order to maintain a reasonable 
compact geometry and safely meet the zn < 1% criterion. For this geometry a secondary 
winding was calculated as a retrofit according to the design process described 
in chapter 3.4.1. 
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Figure 4.17: Results for impedance during normal operation of the demonstrator in the first design step 
(fill-factor ffp = 0.85) 
For the secondary winding commercially available REBCO tapes with a width of 
bsc=12 mm with copper stabilization were considered. This minimizes the gaps in axial 
direction and therefore provides a better shielding as well as the total length of REBCO 
tape required. The critical current Ic was varied in the given range in Table 4.7 as well 
as the thickness of the stabilization layer and the winding distance dw. 
Table 4.7: Specification for secondary, superconducting winding and REBCO tapes 
Parameter Symbol Value (range) 
Tape width bsc 12 mm 
Critical current Ic 200 A … 400 A 
Thickness of Stabilization hstab 0 µm …100 µm 
Distance of windings dw 5 mm … 20 mm 
The parameters given in Table 4.6, Table 4.7 and Table 4.4 were used as input 
parameters for the design of the retrofit as described in chapter 3.4.1. 
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Figure 4.18: Results for impedance during normal operation of the demonstrator in the first design step 
magnified on geometries fulfill the z ≤ 1% criterion (fill-factor ffp = 0.85). The rectangle 
indicates the chosen geometry 
4.3 Design and expected current limiting capability 
During the manufacturing process several improvements could be implemented, 
which allowed to shrink the geometry even further. The use of PVC reinforcements 
during the winding process allowed reducing the wall thickness of the bobbin to 4 mm 
without deformation due to the forces. This reduced the distance of the windings as well 
to dw = 6 mm compared to the dw = 10 mm assumed in the calculation. Subsequently 
this allowed reducing the overall dimensions of the AC-SFCL demonstrator to an outer 
diameter dap = 0.5 m and the height of the primary winding to hp= 0.275 m. Furthermore 
the gap between the REBCO tapes in axial direction could be reduced to 0.2 mm 
resulting in a height of the secondary winding of hs = 0.266 m. The geometrical 
parameters of the built AC-SFCL demonstrator are summarized in Table 4.8. 
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Table 4.8: Geometrical parameters of the AC-SFCL demonstrator 
Parameter Symbol Value 
Total height hdemo 0.34 m 
Height of primary winding hp 0.275 m 
Outer diameter dap 0.494 m 
Inner diameter primary winding dip 0.48 m 
Number of turns (primary) Np 34 
Distance between windings dw 6 mm 
Diameter secondary winding dis 0.468 m 
Height of secondary winding hs 0.268 m 
Number of parallel tapes np 22 
Gap between tapes hg 0.2 mm 
Figure 4.19 shows the cross-section of the AC-SFCL demonstrator with indication of 
the major geometrical parameter. The primary winding was wound using copper wire 
with rectangular cross section of 8 mm x 3 mm and lacquer insulation. This wire was 
already used in the small test coil and proofed its temperature resilience at 77 K and 
allowed high fill-factors of ffp ≥ 0.8. One turn contains two copper wires resulting in a total 
cross-section of 48 mm². At the upper and lower end the primary winding is confined by 
closing rings. 
 
Figure 4.19: Schematic cross-sectional view of the build AC-SFCL demonstrator. The corresponding 
dimensions are shown in Table 4.8 
In the secondary winding each REBCO tape is short-circuited through a soldered 
connection. Each tape is held at its position by a G10-ring of the same height in parallel. 
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The tapes are separated by each other by a G10-spacer in axial direction. Each spacer 
has a thickness of 0.2 mm and is blanked periodically at the outer edge to allow a 
constant flow of liquid nitrogen (compare Figure 4.21). The secondary winding is 
assembled by stacking the REBCO tapes with position rings and spacers on top of each 
other. In total 22 REBCO tapes and 21 spacers are used to reach the height hp of the 
primary winding, leaving 3.5 mm of the primary winding at the end and the bottom 
shielded. The modular design allowed to test different winding configurations and 
change of REBCO tapes in case of damage. 
For the secondary winding of the AC-SFCL demonstrator the REBCO tapes from 
Superpower (ST12050 [Sup12]) were used. The respective data of the REBCO tapes is 
given in Table 4.1. Figure 4.20 shows the AC-SFCL demonstrator. 
The secondary winding is pulled out. At the outside small screws protrude, which 
fasten the upper and lower ring to the bobbin. Figure 4.21 shows a close up photo of the 
secondary winding, exposing the 0.2 mm thick spacer with cuttings for constant flow of 
liquid nitrogen and the REBCO tapes with position rings. The geometry of the AC-SFCL 
demonstrator determines the electrical parameters summarized in Table 4.9. 
Table 4.9: Electrical parameters of the AC-SFCL demonstrator 
Parameter Symbol Value 
Primary Resistance Rp 
18 mΩ (RT) 
2.6 mΩ (77 K) 
Primary stray reactance Xσp 11 mΩ 
Main reactance Xm 155 mΩ 
Secondary stray reactance X’σp 6.9 mΩ 
Secondary resistance R’s 208 mΩ 
Impedance during fault  
(reference value) 
Zlim 
(74+110i) mΩ 
(4.81%) 
Impedance during normal operation 
(reference value) 
zn 
(2.6+18i) mΩ 
(0.68%) 
The resistance Rp of the primary winding could be verified by measuring at room 
temperature. For the operation at 77 K a RRR = 10 was assumed. The resistance R’s 
was calculated assuming the REBCO tapes only generating the smallest resistance 
measured in normal conducting state (compare chapter 4.1.1). 
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Figure 4.20: Built AC-SFCL demonstrator with secondary winding pulled out 
 
Figure 4.21: Close-up of the secondary winding. The REBCO tapes can be identified by their brushed 
copper surface. Spacers between the REBCO tapes keep the tapes separated and at 
position, while the cuttings in the spacers allow the flow of liquid nitrogen. 
Expected current limiting capability 
The theoretical current limitation was calculated assuming the circuit shown in 
Figure 4.22. A 400 V power source with an impedance Zs = 154.7 mΩ or 5.8% was used. 
This is equal to the transformer impedance used for the measurements described in 
chapter 4.4. A resistance Rvar was inserted to adjust the short-circuit current Is. The AC-
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SFCL demonstrator was represented by its resistance RSFCL = 74 mΩ and the reactance 
XSFCL = i110 mΩ for fault operation. The circuit was as well calculated inserting the 
resistances RSFCL = 2.6 mΩ and reactance XSFCL = i18 mΩ for normal operation. 
 
Figure 4.22: Equivalent circuit diagram of the calculated short-circuit 
In order to calculate the fault current a one phase steady short-circuit current was 
assumed and calculated by equations derived from [IEC-60909-0:2001-2007]: 
𝑖(𝑡) = 𝜅 ∙ 𝐼k
′′ ∙ sin (2𝜋𝑓n ∙ 𝑡 +
𝜋
2
) (4.3) 
Herein i(t) is the progression of the short-circuit current, t the time, fn the rated frequency. 
The constant κ is calculated by 
𝜅 = 1.02 + 0.98 ∙ 𝑒𝑥𝑝(−
3𝑅
𝑋
) (4.4) 
with R and X being the respective values of all resistive and reactive components 
added up in the short-circuit path. The current Ik’’ is calculated by 
𝐼k
′′ =
𝑐 ∙ 𝑉n
𝑍
 (4.5) 
Wherein Vn is the rated voltage and the constant c = 1 for a branch (far from 
generator). The impedance Z is the total impedance in the short-circuit path: 
𝑍 = √(𝑅s + 𝑅var + 𝑅sfcl)2 + (𝑋s + 𝑋sfcl)2 (4.6) 
Figure 4.23 shows the prospective short-circuit current Ip without AC-SFCL; the 
current Inlim assuming the impedance during normal operation Zn is limiting the fault 
current and the l current Ilim assuming the impedance during fault Zlim of the AC-SFCL 
demonstrator is limiting the fault current. 
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Figure 4.23: Simulation of an expected fault current limitation of the AC-SFCL demonstrator. A 
prospective short-circuit current of Ip = 2 kA is limited to Ilim = 1.5 kA 
The calculation shows, that the prospective current of Ip = 2 kA is limited by 25% to 
Ilim = 1.5 kA if with AC-SFCL demonstrator in fault operation. If the impedance during 
normal operation would be applicable, the fault current would be limited by 1.5% to 
Inlim = 1.97 A. Figure 4.24 summarizes the simulated results for peak prospective 
currents up to Ip = 3.5 kA. 
 
Figure 4.24: Simulation of expected progression of peak limited short-circuit current |Îlim| with peak 
prospective current |Ip.|. The example in Figure 4.23 is indicated. 
The simulation shows that the current limitation of the AC-SFCL demonstrator 
depends on the prospective short-circuit current and increases with increasing peak 
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short-circuit current. While the limitation of the short-circuit current due to the impedance 
during normal operation is negligible, the impedance of the demonstrator during fault 
limits the peak short-circuit current by at least 10% starting at Ip = 750 A. This is 5 times 
the rated current of In = 150 A. The peak short-circuiting limitation is increasing with 
increasing prospective short-circuit current Ip and reaches 39% at Ip = 3.5 kA, which is 
23.3 times the rated current In. The range of short-circuit currents is identical with the 
short-circuit range in the actual fault current limitation measurements in chapter 4.4.2. 
4.4 Experimental investigation of the 
operational behavior 
Generally, the operation of the AC-SFCL can be categorized in three different 
operation modes. During normal operation the secondary winding is in superconducting 
state and fully shields the primary winding, setting the AC-SFCL in low impedance state. 
During a fault the secondary winding is in normal operation mode, setting the AC-SFCL 
in high impedance state. After a fault and continued cooling the secondary winding will 
return to low impedance state. The AC-SFCL is under certain circumstances capable of 
returning to this state, even while carrying the rated current. This operation mode is 
called recovery under load. All three operational modes have been investigated. 
A 400 V / 400 V transformer was used as power source. The impedance of the 
transformer was measured as Zsource = 154.6 mΩ or zsource = 5.8% respectively. The 
resistance Rp serves as protection of the thyristors and incorporates the resistance of 
the cables as well and was measured as Rp = 20 mΩ. Two antiparallel thyristors were 
used as switches for the load branch as well as for the fault branch. The resistance Rl in 
the load branch was set to 2.67 Ω in order to enable the rated current of In = 150 A for 
normal operation. The resistance Rf was used to adjust the peak current during fault 
current testing. In both operational modes the current conducted in the primary winding 
was measured using a Rogowski coil. The measured signal was processed by a 
transient recorder (TR) as well as the measured voltage drop of the device under test 
and the source voltage. In addition, voltage taps at 11 REBCO rings in the secondary 
winding were connected the transient recorder. The transient recorder was controlled 
via computer (PC). A synchronization box (SB) connected to the source, the thyristors 
and the transient recorder allowed triggering of load and fault independently at zero-
crossing or a chosen phase angle. 
For all measurements the AC-SFCL demonstrator was fully emerged in liquid nitrogen 
at 77 K in an open bath cryostat at normal pressure. Figure 4.25 shows the experimental 
setup, which was used to investigate all three operation modes. 
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Figure 4.25: (A) Equivalent circuit diagram of the measurement setup used to investigate the AC-SFCLs 
behavior in all three operational modes and (B) equivalent circuit diagram of the AC-SFCL 
demonstrator 
4.4.1 Normal operation 
In order to measure the impedance during normal operation for both, the primary 
winding only and the AC-SFCL demonstrator, the setup shown in Figure 4.25 was used. 
Figure 4.26 shows the voltage drop VACR and the rated current In of the primary winding 
during normal operation at room temperature for a period or four cycles. 
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Figure 4.26: Measured current and voltage drop across the primary winding at room temperature during 
normal operation 
The measured peak voltage is  ?̂?ACR,RT = 38.5 V and a current of 𝐼n = 212 A. The 
respective impedance calculates as follows  
𝑍ACR,RT =
27,22 V
150 A
= 181.5 mΩ (4.7) 
This corresponds to a reference impedance of zn = 6.98%. 
Figure 4.27 shows the voltage drop VACR and the rated current In of the primary 
winding fully emerged in liquid nitrogen at 77 K for a period of four cycles. The measured 
peak voltage is ?̂?ACR,RT = 38 V and a current of 𝐼n = 212 A. The respective impedance 
calculates as follows 
𝑍ACR,LN2 =
26,87 V
150 A
= 179.2 mΩ (4.8) 
This corresponds to a reference impedance zn = 6.89%. The difference in impedance 
between the primary winding at room temperature and at 77 K is 2.3 mΩ. This 
impedance change of < 1% is negligible. The measured voltage drop Vsfcl at the AC-
SFCL demonstrator and the current In is shown in Figure 4.28 for a period of four cycles. 
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Figure 4.27: Measured current and voltage drop across the primary winding at 77 K during normal 
operation 
 
Figure 4.28: Measured current and voltage drop across the AC-SFCL demonstrator during 
normal operation  
Taking into account the offset of Voff = 0.4 V (recognizable at the beginning and at the 
end of the measurement) the measured peak voltage is ?̂?sfcl = 4.1 V and a current of 
𝐼n = 212 A. The respective impedance calculates as follows 
𝑍sfcl =
2.9 V
150 A
= 19.3 mΩ (4.9) 
This corresponds to a reference impedance of z = 0.72%, which fulfills the specification 
of zn ≤ 1%. 
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The voltage signals of all three load measurements show distortions and a slight 
asymmetry. The asymmetry is caused by the magnetization current of the 400 kVA 
single phase transformer at the zero crossing of the current. The distortions of the 
voltage signals at their zero crossing is caused by the commutation of the anti-parallel 
thyristors. The higher frequency distortions are suspected to be caused by the thyristors 
as well. This suspicion however is still subject to investigation and needs yet clarification. 
Table 4.10 summarizes the results for normal operation measurement. 
Table 4.10: Comparison of design values and measured impedances for normal operation 
 Calculated Measured 
Impedance primary winding at RT  
(ZACR,RT, zACR,RT) 
168.6 mΩ 
6.49% 
181.5 mΩ 
6.98% 
Impedance primary winding at 77 K 
(ZACR,77K, ZASCR,77K) 
167.8 mΩ 
5.89% 
179.2 mΩ 
6.89% 
Impedance AC-SFCL 
(ZAC-SFCL, zAC-SFCL) 
18 mΩ 
0.68% 
19.3 mΩ 
0.72% 
The measured impedance during normal operation zn = 0.72% of the AC-SFCL 
demonstrator is in good agreement with the calculated value of zn = 0.68%. For the 
primary winding the difference between measurement at room temperature and in liquid 
nitrogen shows a small difference of 1.3 mΩ. 
4.4.2 Current limiting capability during fault 
In fault operation the impedance of the AC-SFCL demonstrator increases and 
effectively limits the fault current. The measurements show the same current limiting 
capability as the theoretical calculations with the steady-state impedance (chapter 4.3) 
as well as an increasing current limitation with increasing prospective current Ip. 
In order to prove the current limiting capability of the AC-SFCL short-circuit 
experiments have been performed with prospective fault currents starting at Ip = 650 A 
up to Ip = 3.6 kA and a duration of up to six half cycles using the experimental setup 
shown in Figure 4.25. 
Figure 4.29 shows the experimental result for a short-circuit of four half cycles and a 
prospective current of Ip = 2 kA. 
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Figure 4.29: Fault current limitation for a fault of four half cycles 
The prospective current in the first half cycle is limited from |Ip| =2.06 kA to 
Ilim = 1.64 kA (20.6%), in the second half cycle from |Ip| =2.06 kA to |Ilim| = 1.58 kA 
(23.3%). The fault current limitation of the second cycle is maintained in the third (21.5%) 
and fourth half cycle (21.5%). The voltage peak in the first cycle is 135.5 V and increases 
in the second cycle to 196 V, which is maintained in the third and fourth cycle. The 
voltage drop Vsfcl shows a phase shift, indicating an inductive current limitation. 
Figure 4.30 summarizes the measured results for fault current limitation for faults with 
a duration of four cycles for each half-cycle independently. 
 
Figure 4.30: Summary of the measured fault current limitation for faults with a duration of four half cycles 
and the calculated result for steady-state. The case of Figure 4.29 is indicated. 
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The current limitation in all four cycles depends on the prospective current and increases 
with increasing prospective current. For prospective currents above |Ip| = 1.5 kA the 
difference in limitation between the first half-cycle and the other half-cycles becomes 
noticeable (deviation > 6%). This deviation of the current limitation in the first half cycle 
becomes more evident with increasing prospective current. The maximum prospective 
current of |Ip| = 3.6 kA is limited to |Ilim| = .5 kA in the first half-cycle, this corresponds to 
31.2%.In the second half cycle the maximum current limitation is increased to 42.2% 
and 39.5% in the third and fourth half-cycle. The current limitation of the third and fourth 
cycle is almost identical with the steady-state simulation. This indicates that the 
impedance of the AC-AFCL demonstrator is not fully engaged in the first cycle. 
In order to compare the measured results with the calculated steady-state values for 
impedance of the AC-SFCL demonstrator and the air core reactor the reference 
impedance for each half cycle was calculated individually using  
Wherein Zlim and zlim are the specified impedance and reference impedance during 
fault respectively, Vhc is the peak voltage and Ihc the limited peak voltage of the 
respective half cycle. 
Figure 4.31 shows the calculated reference impedance of a fault of four half cycles 
for each half cycle depending on the peak prospective current |Ip| together with the 
calculated steady-state values. 
 
Figure 4.31: Calculated impedance of a fault of four half cycles for each half cycle depending on peak 
prospective current |Ip|. The calculated steady-state values are indicated. 
𝑧hc =
𝑧lim
𝑍lim
∙
?̂?hc
𝐼hc
 (4.10) 
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The reference impedance in the first cycle increases from z1hc = 2% close to z1hc = 3% 
and remains within this range (within < 10%) for increasing peak prospective current |Ip.|. 
The following three half cycles show a similar behavior. The reference impedance 
increases from z = 3% and reaches the calculated reference impedance of zlim = 4.8% 
at a prospective current above |Ip| = 2 kA. At the maximum peak prospective current the 
impedance reaches z2hc = 5.37% in the second fault cycle, z3hc =4.98 % and 
z4hc = 5.11%. 
Since the AC-SFCL possesses an inductive and a resistive component, which both 
limit the fault current. It is therefore necessary to determine the influence of each 
component. In order to determine the inductive and resistive component of the increased 
impedance during fault the phase angle φ between limited current and voltage drop over 
the AC-SFCL demonstrator was calculated. The calculation was executed using the 
Hilbert transform, which is used for signal processing in Fourier analysis [Foe03], 
implemented in the scipy software package [Mil11], [Tra07]. The reliability of this 
approach has been verified in Appendix C. 
Figure 4.32 shows the calculated phase angle between limited Ilim current and voltage 
drop Vsfcl at the AC-SFCL demonstrator for the fault shown in Figure 4.29. 
 
Figure 4.32: Calculated phase angle between current and voltage for the fault of four cycles shown 
in Figure 4.29 
The calculated phase angle φ is increasing from 19 ° to 50 ° for t < 10 ms during the 
fault. This increase is expected due to the successive breakdown of the shielding and 
as a consequence the penetration of the magnetic in the air core. As a result, the 
inductance of the AC-SFCL demonstrator is increasing. For t > 10 ms, after the first half 
cycle of the fault is passed, the phase angle φ shows a stable progression around 50 ° 
until the end of the fault at t = 40 ms. The asymptotic progression of the phase angle at 
the ends of the time interval is caused by the transformation of the signals due to the 
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absence of earlier values. In order to relate a prospective current with a specific phase 
angle the arithmetic average in the interval 10 ms < t < 40 ms was calculated. 
Figure 4.33 summarizes the calculated results of the phase angle φ for the air core 
reactor at room temperature (RT) and in liquid nitrogen (77 K) and the AC-SFCL 
demonstrator depending on prospective current |Ip|. 
 
Figure 4.33: Calculated average phase angle of the AC-SFCL and the air core reactor for a fault of four 
cycles depending on prospective current 
The air core reactor shows a constant phase angle at 78° independently of the 
prospective current Ip. The phase angle increases to 82.6°, if the air core reactor is 
operated in liquid nitrogen due to the lowered resistance of the copper winding. The 
phase angle of the AC-SFCL demonstrator depends on the prospective current Ip. It 
starts at =35.1° and increases to 56.5° in the shown range of the peak prospective 
current. The transition from mainly resistive to mainly inductive limitation occurs at a 
prospective current of |Ip| = 1.35 kA. 
The knowledge of the phase angle ϕ and the magnitude of the impedance Zsfcl allows 
the calculation of the resistive Rsfcl and the inductive or reactive Xsfcl components of 
impedance [Mar99]: 
𝑅sfcl = 𝑍sfcl ∙ cos (𝜙) (4.11) 
𝑋sfcl = 𝑍sfcl ∙ sin (𝜙) (4.12) 
The calculated (average) resistance Rsfcl, reactance Xsfcl and impedance Zsfcl for a fault 
of four half cycles depending on the peak prospective current |Ip| is shown in Figure 4.34. 
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Figure 4.34: Calculated development of resistance, reactance and impedance depending on 
prospective current 
Starting from a peak prospective current of |Ip| = 1 kA the resistance Rsfcl remains 
within 5% of the design value during fault. The reactance Xsfcl increases with increasing 
prospective current and remains below the resistance Rsfcl for prospective currents 
below |Ip| < 1.5 kA. Above prospective currents of |Ip| = 1.5 kA the inductive component 
dominates the resistive component of the impedance. Both, the reactance Xsfcl and the 
impedance Zsfcl approach their respective design values to the same degree without 
reaching them in the shown range. 
Fault Current Limitation at different phase angle 
The presented fault currents all started at the zero crossing of the current. In power 
systems the fault can happen at any point in time. In order to investigate the fault current 
limitation of the AC-SFCL a fault of four half cycles with a prospective current 
|Ip| =2.75 kA was applied and the phase angle varied between 0° and 90°. Figure 4.35 
shows a fault for a phase shift of 90°. 
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Figure 4.35: Measured limitation of a fault current of four half cycles triggered at a fault angle of γ = 90° 
and a prospective fault current of 2.5 kA in the first half cycle-. 
The prospective current in the first half cycle reaches |Ip| = 2.4 kA and is limited to 
|Ilim| = 1.61 kA, this corresponds to 32.9%. In the following half cycles this current 
limitation is maintained and corresponds to the current limitation during fault without 
phase shift. Figure 4.36 summarizes the current limitation in the first peak depending on 
phase angle γ. 
 
Figure 4.36: Measured fault limitation capability for a fault angles between 0° and 90° in the first half cycle 
The prospective current and the limited peak decrease with increasing phase angle 
γ. Since both currents qualitatively decrease to the same degree an effective current 
limitation is maintained for all phase angles. The current limitation capability of the AC-
SFCL demonstrator for all four half cycles depending on phase angle is summarized 
in Figure 4.37. 
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Figure 4.37: Measured fault current limitation for a fault angles γ between 0° and 90° for all four half cycles 
For the first half cycle the current limitation is increasing form 26.8% at γ = 0° to 33% 
at γ = 90°. In the second half cycle the current limitation is slightly decreasing from 35.5% 
to 31.7%, while it remains unchanged for the third and fourth cycle. The current limiting 
capability of the AC-SFCL demonstrator is independent of the phase angle of the fault. 
4.4.3 Investigation of quench behavior and recovery under load 
To achieve this the superconducting tapes must recool below their critical temperature 
Tc under load. To investigate the recovery under load capability and the quench behavior 
of the AC-SFCL demonstrator, load cycles were applied before and after the fault and 
the voltage drop of the REBCO tapes in the secondary winding was measured. 
Figure 4.38 shows a fault of two half cycles with a prospective current of |Ip| =3.6 kA. 
The prospective current in the first cycle is limited to |Ilim| =2.45 kA in the first cycle 
(31.9%) and to |Ilim| = 2.05kA in the second cycle (43%). This is in accordance with the 
current limitation shown in Figure 4.30. The voltage drop measured at the AC-SFCL 
demonstrator shows the expected phase angle between voltage and current, indicating 
inductive limitation. 
The voltage was measured at 11 of the 22 REBCO tapes of the secondary winding. 
These 11 REBCO tapes are located in the upper half of the AC-SFCL demonstrator. 
This is sufficient for two reasons: Firstly, the distribution of the magnetic field in the AC-
SFCL demonstrator is symmetrical in axial direction. Secondly, the REBCO tapes were 
placed in a symmetrical manner as well. The critical current Ic of a REBCO tape in the 
upper half is similar to the critical current Ic of the REBCO tape at the same position in 
the lower half. 
4.4 Experimental investigation of the operational behavior 
97 
 
Figure 4.38: Fault current limitation for a fault of |Ip| = 3.6 kA and a duration of two half cycles 
The voltages measured at the REBCO tapes for the fault shown in Figure 4.38 are shown 
in Figure 4.39. 
 
Figure 4.39: Voltage signals at the REBCO tapes during fault current limitation for a fault of two half 
cycles (A) including the load cycle and (B) magnified on the fault. 
The voltage is shown for 11 REBCO tapes starting at the upper end (V1) of the AC-SFCL 
demonstrator to the middle (V11). In the first half cycle of the fault the voltages peak at 
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3.04 V maximum and 2.33 V minimum. In the second half cycle the voltages peak at -
4.24 V maximum and -3.17 V minimum, when the fault is switched off. 
Table 4.11 summarizes the measured voltages of the REBCO tapes from the 
outermost tape (No 1) to the center tape (No. 11). At the first seven positions REBCO 
rings made of tape B with 100 µm copper stabilization were used and for the innermost 
three positions REBCO rings made of tape A with 40 µm copper stabilization. Using the 
measured R(T) values of the REBCO tapes (chapter 4.1.1) the peak current for each 
REBCO tape in each half cycle is calculated. 
Table 4.11: Measured voltages and calculated currents of the tapes during fault  
Tape 
Position No. 
U1hc / V U2hc / V I1hc / kA I2hc / kA 
average Ic  / A 
(chapter 4.1.1) 
type 
1 2.33 -3.17 2102 -2849 379 tape B 
2 2.30 -3.12 2073 -2797 343.5 tape B 
3 2.47 -3.46 2223 -3103 358.5 tape B 
4 2.72 -3.80 2453 -3402 351.5 tape B 
5 2.63 -3.68 2368 -3297 356 tape B 
6 2.83 -3.98 2548 -3558 360.5 tape B 
7 2.89 -4.10 2604 -3669 354.5 tape B 
8 2.95 -4.17 2662 -3737 363.5 tape B 
9 2.99 -4.18 1172 -1627 268 tape A 
10 2.98 -4.20 1168 -1635 265.5 tape A 
11 3.04 -4.24 1194 -1650 271.2 tape A 
The measured peak voltages in each cycle show a different peak voltage depending 
on the position. They show the tendency to increase from the end towards the center of 
the secondary winding, with only the voltage of tape 5 stepping out of line. Comparing 
the peak voltages between the half cycles, the magnitudes in the second half cycle are 
higher than in first half cycle. This corresponds to the observation that the impedance in 
the first half cycle is not fully engaged and the maximum current limitation is not reached 
before second half cycle. The innermost three REBCO tapes (No. 9, 10, 11) show a 
significant lower current in both half cycles compared to the other REBCO tapes. This is 
a result of the thinner copper stabilization of tape A (40 µm) compared to tape B with 
(100 µm) copper stabilization, which generates a higher resistance in normal operation. 
In order to investigate the quench behavior in more detail the voltages of the REBCO 
tapes at the beginning of the fault are shown in Figure 4.40. 
4.4 Experimental investigation of the operational behavior 
99 
 
Figure 4.40: Magnification of the voltages at the REBCO tapes in the first half cycle, after engaging 
the fault  
The first quench starts at t = 0.6 ms and within less than 1 ms all tapes started to 
quench. The tapes quenching first, roughly 0.3 ms before the other tapes, are tape 10, 
9 and. Except tape 1, all other tapes are quenching within a time window of t ≤ 0.1 ms. 
Around t = 1.5 ms almost all voltages are in an order they maintain for the rest of the 
shown time frame of the fault. The reason for this behavior is, that all the REBCO tapes 
in the secondary winding are connected in parallel. The total induced current in the 
secondary winding is distributed between the REBCO tapes. Whenever the induced 
current in a REBCO tape exceeds the critical current Ic of the tape it starts to quench. 
This explains, why the REBCO tapes with lower critical current Ic quench first. An 
exception to this observation are voltage V5 and voltage V2. While the progression of the 
voltage is consistent with its peak value compared to the other voltages, the progression 
of voltage V2 does not follow the same slope as all other voltages. A reasonable 
suspicion would be, that the measurement cables are affected by the magnetic field of 
the demonstrator inducing a voltage, which superposes the measured voltage signal. 
To determine the recovery time the voltage of each REBCO tape is measured in the 
following load cycle. To decide, if a REBOC tape is in superconducting state or in normal 
state a threshold voltage Vthr is defined. The threshold voltage takes into account the 
average offset voltage of the tape measured in the load cycle before the fault and a 
safety margin for noise. Adding up these voltages lead to a threshold voltage of 
|Vthr| ≤ 2 mV. A REBCO tape is considered recovered when no peaks occur above the 
defined threshold voltage Vthr for the duration of one half cycle. 
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Figure 4.41 shows a magnification of the voltage drop of two different REBCO tapes 
before, during and after the fault with indication of the voltage peaks above Vthr. The fault 
applied is the same as shown in Figure 4.38: Duration of two half cycles and prospective 
current of |Ip| = 3.6 kA. 
The voltage V3 in Figure 4.41 (A) shows declining peaks after switch-off of the fault 
and switch-on of the load at t = 20 ms. The magnitudes of the voltages peaks remain 
above Vthr until t = 134 ms. After this point in time no more peaks are detected above 
Vthr and the tape 3 is considered to be in superconducting state at t = 144 ms. This 
means, that the recovery time of tape 3 is trec = 124 ms, the difference between the return 
to superconducting state and the switch-off of the fault at t = 20 ms. The voltage V11 in 
Figure 4.41 (B) shows declining peaks of the measured voltages after the fault is 
switched-off and the load is switched-on. For t > 200 ms the voltage signal V11 shows 
constant peaks with a magnitude of 20 mV until the load is switched-off as well at 
t = 510 ms. This means the voltage in Figure 4.41 (B) shows no recovery. 
 
Figure 4.41: Voltages of two REBCO tapes during fault and following load cycle. (A) shows the recovery 
of tape 3, which recovers 124 ms after the fault is switched of, while in case (B) the tape is 
not recovering 
The complete secondary winding is considered in superconducting state, when all 
tape voltages returned to superconducting state after the fault is switched off and a load 
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cycle follows. Figure 4.42 summarizes the results for recovery under load for short-
circuits with different prospective current and a duration of two half cycles. 
 
Figure 4.42: Summarized results of recovery under load. At |Ip| = 3.6 kA the tape shown in Figure 4.41 
is not recovering 
For prospective currents below |Ip| = 1.5 kA the recovery time trec is nearly constant 
and remains below 60 ms. For prospective currents higher than |Ip| =1.5 kA the recovery 
time trec starts to increase. This increase is corresponding with results of former 
measurements [BNK11]. 
4.5 Summary 
This chapter describes the work done to build and test an AC-SFCL demonstrator. 
The manufacturing process, measuring and quenching of single REBCO rings in a small 
coil were investigated and the practical experience gained could successfully applied to 
the AC-SFCL demonstrator. Two different REBCO tapes were characterized and tested 
for their suitability for the secondary winding. The measurement of the resistance 
depending on temperature R(T) allowed to calculate the steady-state impedance and 
predict the current limitation of the AC-SFCL demonstrator. The dependency on 
magnetic field of the critical current Ic(B,T=77 K) of the used REBCO tape showed a 
sufficient current carrying capability for use in the AC-SFCL demonstrator. The 
measurement of critical current Ic in self-field of each REBCO tape piece verified its 
suitability for the AC-SFCL demonstrator. 
The AC-SFCL demonstrator has been designed using the design method and 
equations presented in chapter 3. It was specified for 400 V, 60 kVA with an impedance 
during fault of zlim = 6% and an impedance of zn < 1% during normal operation. The 
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approach hereby was to design the primary winding as air core reactor and retrofit it with 
the secondary superconducting winding. Reinforcements applied during the winding 
process allowed to shrink the overall dimensions without violating the specification, 
primarily the specified values for impedance during normal operation and fault operation. 
The following conclusions can be drawn from the performed tests: 
 The load measurements proved the calculated steady-state impedance of the AC-
SFCL demonstrator (calculated: zn = 0.68%, measured: zn = 0.72%) and the 
impedance of the primary winding (calculated: zn,ACR = 6.49%, measured: 
zn,ACR =6.89% at 77 K), which is summarized in Table 4.10 and shown in 
Figure 4.17 to Figure 4.19. 
 The highest measured fault current limitation was 31.2% in the first half cycle, 
42.2% in the second half cycle and 39.5% in the third and fourth half cycle at a 
prospective current of Ip = 3.6 kA, which corresponds to 17∙In. (shown 
in Figure 4.29). 
 The AC-SFCL showed increasing and effective current limitation with increasing 
prospective current. The current limitation increased as well in the second half 
cycle of the fault and showed good agreement with simulations using the steady-
state values for impedance in fault condition (shown in Figure 4.29). 
Finally, these results confirm the concept of the AC-SFCL and the design parameters. 
Furthermore calculation of the impedance for each half-cycle confirmed, that the AC-
SFCL demonstrator generates its full impedance in the secondary cycle and maintains 
it in the following cycles for prospective currents above Ip > 1.5kA. Further investigation 
showed, that the current limitation of the AC-SFCL demonstrator becomes more 
inductive than resistive at prospective currents of Ip > 1.35 kA and the resistance reaches 
its design value (within 5%) at Ip > 1 kA and maintains this resistance for increasing 
prospective current, while the reactance increases further. Variation of the phase angle 
of the fault, showed, that the AC-SFCL demonstrator is capable of maintaining its fault 
current limitation independently of the phase shift. 
Investigation of the quench behavior showed, that REBCO tapes with lower critical 
current Ic (approx. 260 A vs. 360 A in average) are quenching first in the stacked 
structure of the secondary winding. Recovery under load measurements showed, that 
the AC-SFCL demonstrator was capable of recooling under load within 300 ms for fault 
currents, which are If = 15 ∙In.
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5 Power Hardware-in-the-Loop test of 
the Air Coil Superconducting Fault 
Current Limiter Demonstrator 
Power Hardware in-the-Loop testing (PHIL testing) is an approach to combine 
experimental testing with computational simulation in order to investigate and analyze 
the behavior of electrical devices under realistic test conditions [JGV11] and was 
successfully used for testing SFCLs in the past [SLS09], [DSB11], [GCK14].The principle 
of a PHIL setup is shown in Figure 5.1. 
 
Figure 5.1: Principle of the power hardware in-the-loop setup 
In a PHIL system the device under test (DUT), e.g. a SFCL, is physically connected 
to the power hardware, which usually consists of transformers and power switches to 
deliver the voltage and current within a certain power range. The power hardware 
receives control signals from the simulated real-time environment or real-time simulator. 
This simulated environment can contain any electrical devices, such as transformers, 
generators, cables or loads, which are implemented as transient models.  
The power hardware is responsible for delivering currents and voltages for the device 
under test. The following tests and experiments were performed at the Center for 
Advanced Power Systems (CAPS) at the Florida State University (FSU). The test bed at 
CAPS is capable of delivering 5 MW, 4.16 kV through a variable voltage source (VVS), 
which is a three phase switching power amplifier [SES10]. The real time simulator, 
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responsible for the simulated environment, supports execution of electromagnetic 
transient simulations in real-time. The time-step of the real-time simulations was set 
to 50 µs.  
A key role in a PHIL system is the interface algorithm or interface method. It 
represents the device under test in the simulated environment of the PHIL system. It is 
therefore necessary to implement an interface algorithm, which delivers reliable results 
in terms of accuracy, while maintaining a stable operation of the whole PHIL system 
[RSB08], [PE13]. For the test with the AC-SFCL three interface methods have been 
investigated and the most suitable was implemented in the 3-phase testing. 
5.1 Test validation 
Before setting up the PHIL system with the hardware and simulated components it is 
necessary to test and verify the stability and reliability of the setup as well as preventing 
critical fail states of the system, which could damage the AC-SFCL or other hardware 
components. Therefore a simulated model of the AC-SFCL was implemented in the 
software part of the PHIL system including the circuit of the measurement setup at KIT 
(compare Figure 4.25). The simulated model of the AC-SFCL demonstrator included all 
resistances and inductances of the equivalent circuit diagram (Figure 3.3). The REBCO 
in the secondary winding was modeled as a switch, which would trigger the design 
resistance, if the current exceeds the critical current. The results for fault current 
limitation were verified with the results of the measurements (compare chapter 4.4.2). 
Figure 5.2 shows the current in the AC-SFCL demonstrator and the voltage drop 
during a fault with a prospective current Ip = 2 kA and a duration of four half-cycles for 
the computational model and the measurement performed at KIT. 
In terms of fault current limitation the measurement and the computational model are 
in good agreement (deviations ≤ 2%) for the prospective currents Ip,meas and Ip,sim as well 
as for the limited currents Ilim,meas and Ilim,sim. The voltages Vsfcl,meas and Vfscl,sim differ 
slightly. The reason therefore is, that the switches in the computational model to trigger 
the fault current and load respectively (compare Figure 4.25) reproduced the 
functionality of the thyristors of the measurement setup, but not the electrical behavior 
and properties. The results for fault current limitation for different fault current peaks are 
summarized in Figure 5.3. 
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Figure 5.2: Comparison of the simulated model and measured results at KIT for fault current limitation 
for a fault current with Ip = 2 kA and a duration of four half-cycles 
 
Figure 5.3: Comparison of the simulated model and measured results at KIT for fault current limitation 
for a fault currents with increasing prospective current (the example in Figure 5.2 
is indicated) 
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The computational model shows the same behavior in terms of fault current limitation as 
the measurements. The fault current limitation is increasing with increasing fault peak 
current. For the peak current range shown in Figure 5.3 the measured and computed 
results are in good agreement (deviations ≤ 4%). 
After the validation of the computational AC-SFCL model it was implemented in a 
simulated setup of the actual PHIL-test setup. In this setup it was assumed, that the 
current in the AC-SFCL and the voltage drop across the AC-SFCL are fed back into the 
simulated system. This approach is known as the ideal transformer method (ITM) 
[Ren08]. During these preliminary investigations with the computational model of the 
AC-SFCL, it was found, that the ideal transformer method as interface algorithm failed 
to maintain stability and was therefore discarded for the foreseen tests. 
 
Figure 5.4: PHIL setup for verification of results and testing of different interface methods. The AC –
VVS is described in [SES10]. 
As an alternative three other options for interface algorithms were investigated. These 
interface algorithms are variants of the damping impedance feedback method [Par13], 
[Dmi96]. The details of the interface algorithms and the measurement results are given 
in chapter 5.2. For the verification of the results the modified damping impedance 
method (mdim) was chosen. The circuit diagram of the PHIL setup used to verify the 
obtained results is shown in Figure 5.4. 
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Herein the resistance Rsrc and the reactance Xsrc represent the impedance of the power 
source (400 kVA/400 V transformer) used at KIT. The resistance Rvar is used to adjust 
the current amplitude. The AC-SFCL demonstrator is connected between the terminals 
A and B of the transformer T5 and fully submerged in LN2 in an open bath cryostat at 
normal pressure. The transformer T5 provides the necessary 400 V and is connected to 
the AC-VVS (variable voltage source), which generates the output corresponding to the 
control signal Vc from the simulated system. 
Figure 5.5 shows the result for load operation and fault current limitation for a prospective 
current of Ip = 2 kA for four half cycles using the modified damping impedance method 
described in chapter 5.2 as interface algorithm. 
 
Figure 5.5: Comparison of results for three cycles load operation and limitation of a short-circuit current 
of Ip = 2 kA with a duration of two cycles: (A) currents and (B) voltages 
The measurement is initiated with a load with a duration of six half cycles to minimize 
the influence of possible transients. In case of simulation of the complete setup the fault 
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current is limited to Isim = 1.54 kA in the first half cycle and Isim = 1.46 kA in the other half 
cycles. For the measurement the fault current is limited to Imeas = 1.52 kA in all four half 
cycles. The measured voltage Vmeas and the simulated voltage Vsim match each other 
almost exactly. 
The results of the measurement and the simulation are in good agreement for all load 
cycles and for the four half cycles of fault operation with deviations below 4% in terms of 
limited peak currents. 
Figure 5.6 shows the generated resistance Rsfcl and reactance Xsfcl as well as the 
calculated impedance Zsfcl during the measurement. 
 
Figure 5.6: Calculated values for resistance, reactance and impedance during the load and the fault 
cycle. The respective design values for load and fault are plotted as dashed lines. 
A short transient oscillation occurs after switching on the load, due to the lack of 
foregoing values for the calculation. Then the calculated load resistance stabilizes with 
an offset of 2 mΩ compared to the design value (Rn = 2.6 mΩ), while the reactance 
matches its design value of Xn = 18 mΩ very well. The resistance offset is introduced by 
the placement of the voltage taps outside of the LN2 bath. After the fault is switched on, 
transients occur in the first cycle due to the windowing of the discrete Fourier 
transformation. This settles in the second cycle of the fault and the instantaneous 
calculated values for resistance and reactance converge with the design values. 
The results for current and voltage using the modified damping impedance are 
consistent for PHIL simulation and PHIL measurement. This measurement was repeated 
with different peak fault currents and compared to reference measurements and 
calculations from KIT in order to eventually verify the PHIL setup. The results are 
summarized and compared with previous KIT results in Figure 5.7, which shows 
5.2 Comparison of different interface methods 
109 
prospective current Ip versus the limited current Ilim for each half cycle for a fault duration 
of four cycles. 
The measurements from KIT are described in chapter 4.4.2, the calculation in 
chapter 4.3, eq. (4.2) through eq. (4.5). The prospective current range for the PHIL tests 
was defined between 0.5 kA minimum and 2.5 kA maximum in order to keep a good 
safety margin and prevent fault currents that could damage the AC-SFCL demonstrator. 
 
Figure 5.7: Comparison of PHIL results with KIT results for fault current limitation during four half cycles 
for increasing prospective currents. The example shown in Figure 5.5 is indicated. 
In general the results for all four half cycles are in good agreement with deviations 
< 5%. The biggest difference between the measurements is found in the first cycle. The 
choice of interface algorithm and the PHIL setup can therefore be considered suitable 
for the 3-phase testing and the results can be considered reliable. 
5.2 Comparison of different interface methods 
The interface algorithm is a crucial part of the PHIL system. It is the representation of 
the physical device under test in the simulated environment. It is therefore important to 
find an interface method, which ensures a stable operation, reliability of results and 
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accuracy. For the PHIL experiments of the AC-SFCL demonstrator three interface 
algorithms have been investigated: 
 Impedance feedback method (IFM) 
 Classical damping impedance method (DIM) 
 Modified damping impedance method (MDIM) 
The equivalent circuit diagrams of the interface algorithms are shown in Figure 5.8. 
 
Figure 5.8: Equivalent circuit diagrams of (A) impedance feedback method, (B) classical damping 
impedance method and (C) modified damping impedance feedback method 
The impedance feedback method represents the AC-SFCL only by a variable 
resistance Rfb and reactance Xfb. The values for resistance and inductance are 
instantaneous values calculated from the measured voltage and current using discrete 
Fourier transformation (DFT). 
The damping interface method represents the AC-SFCL by a constant value for 
inductance and resistance adding a voltage source in series and a current source in 
parallel. The additional resistance Rpar was used to suppress instabilities and was two 
orders of magnitudes higher than the impedance of the AC-SFCL in fault conditions. The 
resistance and inductance were set to the respective values of the AC-SFCL in normal 
condition. The voltage Vsfcl and the current Isfcl are the measured instantaneous values 
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of the voltage drop at the AC-SFCL demonstrator and the current conducted in the AC-
SFCL demonstrator respectively. 
The modified damping impedance algorithm combines the IFM and the DIM. In this case 
the AC-SFCL is represented by a variable resistance and inductance in series with a 
voltage source and a current source in parallel. The MDIM is equivalent to the DIM, 
except that the resistance and inductance are variable as in the IFM and calculated from 
instantaneous values of voltage V and current I. 
For all three interface algorithms it is necessary to calculate the instantaneous values 
for resistance and inductance or reactance respectively. This was achieved by using 
discrete Fourier transformation (DFT) to extract the phase and magnitude of 
fundamental frequency components of the measured voltage and the measured current. 
This approach is shown in Figure 5.9. 
 
Figure 5.9: Approach to calculate instantaneous values of resistance and inductance from measured 
voltage and current 
The measured voltage Vsfcl and current Isfcl are passed through a 1 kHz filter to reduce 
noise. From the measured signals magnitude and phase are extracted using DFT and a 
50 Hz reference signal. With the magnitude of the voltage Vsfcl and the current Isfcl the 
magnitude of the impedance |Z| is calculated. The phase difference between the voltage 
Vsfcl and the current Isfcl is then used to calculate the complex impedance Z. Using 
trigonometry functions the resistance R and the reactance X and the inductance L are 
calculated from the impedance Z. 
To compare the capability in terms of peak tracking all three interface algorithms have 
been implemented in the test setup shown in Figure 5.4 in order to reproduce the results 
for current limitation measured at KIT. For each interface algorithm the PHIL test setup 
was first fully simulated using the computational model of the AC-SFCL and then the 
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actual PHIL measurement with the physical AC-SFCL connected to the AC-VVS 
was performed. 
Figure 5.10 shows the limitation of a fault current of four half-cycles proceeded by a load 
cycle for the impedance feedback method. The prospective current was set to Ip = 2.0 kA. 
The reference measurement limits the current to 1.6 kA in the first half cycle and 1.48 kA 
in the following fault cycles. Using the IFM the simulated limited fault current in the first 
cycle shows numerical oscillation in the peak region < 200 A, preventing determination 
of a clear limited peak current. In the second cycle the limited peak is 30 A or 4% above 
the reference measurement with numerical oscillations < 40 A. In the third and fourth 
cycle the simulated current and the reference measurement deviate within < 2%. 
 
Figure 5.10: Comparison of results of the impedance feedback method (IFM) for simulation and 
measurement with the reference measurement during load and fault cycles 
In the PHIL test of the IFM the fault current was limited to 1.35 kA in the first half cycle, 
which is significantly lower (10%) than the reference measurement. In the second half 
cycle the fault current is limited to 1.2 kA, which is 19% lower compared to the reference 
measurement. In the third and fourth half cycle the limited peak current of the PHIL 
measurement is within 3% of the reference measurement. 
Figure 5.11 shows the limitation of a fault current of four half-cycles proceeded by a 
load cycle for the classical damping impedance feedback method. Using this interface 
algorithm no numerical oscillations occurred in the peaks of the limited currents in the 
simulated PHIL test setup. In the first half cycle the simulated limited fault current 
matches the reference measurement. In the following three half cycles the simulated 
limited fault current is within 4% of the reference measurement. In case of the PHIL 
measurement the limited peak in the first cycle is 1.46 kA, which is 9% lower than the 
reference measurement. This is the case in the third half cycle as well. In the second 
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and fourth half cycle the measured limited peak current is within 4% of the 
reference measurement. 
 
Figure 5.11: Comparison of results of the damping impedance feedback method for simulation and 
measurement with the reference measurement during load and fault cycles 
Figure 5.12 shows the limitation of a fault current of four half-cycles proceeded by a 
load cycle for the modified damping impedance feedback method. In case of the 
simulated PHIL setup the limited peak currents deviate < 3% of the limited peaks of the 
reference measurement for all four half cycles. This constant deviation during the fault 
cycle was a well observed in the PHIL measurement, where the limited peak is within 
< 4% of the reference measurement. 
 
Figure 5.12: Comparison of results of the modified damping impedance feedback method for simulation 
and measurement with the reference measurement during load and fault cycles 
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The simulation and the measurement of the fault current limitation of the AC-SFCL 
demonstrator in the PHIL test setup has been performed for different prospective 
currents in the range of 0.5 kA to 2.5 kA. The results for the simulated PHIL test setup 
are summarized in Figure 5.13. 
 
Figure 5.13: Comparison of current limitation of the three interface algorithms - simulation 
In the first half cycle the DIM exhibits the best performance in terms of peak current 
tracking followed by the MDIM in peak fault current range. The IFM generally shows 
higher limited peak currents in the first half cycle as well as in the second half cycle. The 
DIM and the MDIM are matching the reference measurement in the second half cycle 
very well, with deviations < 4% at the upper and of the fault current range. In the third 
and fourth half cycle all interface methods show results which are within 4% of the 
reference measurement. 
Figure 5.14 summarizes the results for PHIL measurement. In the first half cycle all 
interface algorithms show results, which are below the reference measurement with the 
MDIM being the closest to the reference measurement and the IFM deviating from the 
reference measurement by a margin of 10% throughout the whole peak fault current 
range. In the second half cycle the difference of reference measurement and PHIL 
measurement increases in the case of the IFM. Both, the CDIM and the MDIM, maintain 
values for limited fault current, which deviate by < 5% in the fault current range. In the 
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third and the fourth half cycle the PHIL measurements of all interface algorithms are in 
good agreement with the reference measurement. The only exception is the CDIM, 
which exhibits deviations up to 15% in the third half cycle. 
 
Figure 5.14: Comparison of current limitation of the three interface algorithms - measurement 
Comparing the results for PHIL simulation and PHIL measurement all investigated 
interface algorithms exhibit different behavior in terms of peak tracking. 
With deviations up to 15% in PHIL measurement compared to the reference 
measurement the impedance feedback algorithm shows the weakest peak tracking 
capability, especially during the important first peak. It was therefore discarded as 
interface algorithm for the verification of the PHIL setup and the 3-phase tests. 
The classic damping impedance method generally shows a good agreement with the 
reference measurement in both PHIL simulation and PHIL measurement. However a 
significant deviation was observed in the third half cycle of the limited peak current during 
the fault. 
Of all three interface algorithms the modified damping impedance method showed the 
most constant performance in terms of peak tracking in the PHIL simulation and the 
PHIL measurement. Therefore the MDIM was chosen as interface algorithm in the three 
phase tests. 
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5.3 3-phase short-circuit limitation 
The tests and experiments described in chapter 5.1 and chapter 5.2 verified a stable 
and reliable operation of the AC-SFCL demonstrator in the PHIL test bed. The AC-SFCL 
demonstrator was originally designed as a single phase device. However existing 
commercial power systems are three phase systems. 
Three phase systems can be subject to symmetrical and unsymmetrical short-circuits: 
 Single line to ground 
 Line to line fault with ground connection 
 Three phase fault with ground connection 
 Line to line fault without ground connection 
 Three phase fault without ground connection 
Using PHIL it was possible to simulate a three phase grid. Hereby the physical AC-
SFCL demonstrator was inserted into phase A of the system. Phase B and phase C 
contained the respective interphase algorithm. Figure 5.15 shows the complete three-
phase PHIL setup. 
The power hardware part of the PHIL setup contains the AC-VVS and the 
4.16 kV / 480 V three phase transformer T5. The AC-SFCL demonstrator was connected 
between the terminals A and B of T5. The current conducted in the demonstrator ISFCL 
was measured as well as the voltage drop across the demonstrator VSFCL and fed into 
the simulated system. The AC-SFCL demonstrator was fully submerged in liquid 
nitrogen under ambient pressure. The voltage drop was measured outside the liquid 
nitrogen bath resulting in an offset of 2 mΩ in the calculated resistance Rsfcl. The modified 
damping impedance method (chapter 5.2) was deployed as interface algorithm. 
Generally the configuration of the power hardware part remained the same as in the 
verification tests (chapter 5.1). 
In real-time simulation environment a three phase system was set up. The system 
contains a fully transient model of a synchronous generator including voltage regulator 
and exciter. It was scaled down to a comparable power level of the AC-SFCL 
demonstrator. The parameters of the generator model are summarized in Table 5.1. 
Each phase is connected to a load, which was used to adjust the rated current of the 
AC-SFCL in order to allow load cycles before or after the fault. Each phase is connected 
to a short-circuit path containing a variable resistor (Rflt-A, Rflt-B and Rflt-C) to adjust the 
peak fault current. The short-circuit paths are interconnected, so that different kinds of 
faults can be applied. A variable resistor Rflt-g is connected in series allowed faults with 
ground connection. The resistances Rgg and Rlg were inserted at the neutral points of 
the load and generator to allow short-circuits with ground connection (Rgg = Rlg = 1 mΩ) 
and without ground connection (Rgg = Rlg = 1 MΩ). 
5.3 3-phase short-circuit limitation 
117 
Table 5.1: Parameters of the generator model 
Parameter Value 
Apparent power Sr 120 kVA 
Rated Voltage Vr (L-L) 693 V 
Rated Current Ir 100 A 
Frequency fn 50 Hz 
Xa (stator leakage reactance): 0.130 pu 
Xd (D-axis unsaturated reactance ) 1.79 pu 
Xd' (D-axis unsaturated transient reactance):  0.169 pu 
Xd'' (D-axis unsaturated sub-transient reactance)  0.135 pu 
Xq (Q-axis unsaturated reactance)  1.71 pu 
Xq' (Q-axis unsaturated transient reactance) 0.228 pu 
Xq'' (Q-axis unsaturated sub-transient reactance) 0.2 pu 
Ra (stator resistance))  0.002 pu 
Tdo' (D-axis unsaturated transient open circuit time constant) 4.3 s 
Tdo'' (D-axis unsaturated sub-transient open circuit time constant) 0.032 s 
Tqo' (Q-axis unsaturated transient open circuit time constant 0.85 s 
Tqo'' (Q-axis unsaturated sub-transient open circuit time constant) 0.05 s 
The AC-SFCL demonstrator is inserted in phase A of the system in series with the 
respective load. In order to replicate the behavior of the AC-SFCL in the phases B and 
C a variable impedance (resistance and inductance) is inserted.in series in each branch. 
The resistance and inductance are initialized with the respective values for normal 
operation of the AC-SFCL. If a phase is not subject to a fault during a test, the respective 
resistance and inductance will remain at values for normal operation. If a fault is 
triggered, which involves the phase or the branch, the resistance and inductance are 
updated based on the measurement of the actual AC-SFCL. With this approach it is 
possible to trigger faults for single phase, phase to phase and all three phases with and 
without ground connection. 
During the tests several parameters were altered to investigate their influence. For 
the short-circuit test shown in Figure 5.16 to Figure 5.21, the total resistance was set to 
Rflt = 40 mΩ, the apparent power to Sbase = 120 kVA , the power factor of the load set to 
pf = 1 and the load was adjusted to enable the rated current for normal operation of the 
AC-SFCL. With this set of parameters, five types of faults were investigated. Before the 
fault was triggered for five cycles, three load cycles were triggered. 
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Figure 5.15: Three phase PHIL test setup. The Hardware part remained the same as in the preliminary 
tests shown in Figure 5.4 
Figure 5.16 shows the results for a one phase to ground fault. The prospective current 
in the first cycle is limited from |Ip |= 1.85 kA to Îsfcl = 1.42 kA (23.5%). In the following 
negative cycles the current limitation is decreasing with decreasing peaks and a last 
negative peak of 13.1% before the fault is switched-off. The prospective current and the 
limited current both show a decaying DC component, which is expected from a short-
circuit next to a generator [Schw06], [Schl05], [Pis09]. As expected the currents of 
phases A and B remain unchanged. When the fault is turned off higher frequency 
oscillations (around 500 Hz) on the measured current IsfclA are visible. These oscillations 
can be observed in the following measurements as well. They exclusively occur after 
switching off the fault and not within the measured load cycles and fault cycles. Therefore 
they have not been subject to further investigation within the scope of this work. 
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The voltage at the AC-SFCL is slightly phase shifted indicating an inductive current 
limitation. This becomes more evident looking at the instantaneous calculated values for 
resistance and reactance. After the fault starts the calculation needs a cycle to settle and 
deliver stable values. The resistance hereby reaches its steady-state design value of 
Rsfcl = 74 mΩ. The reactance remains well below its steady-state design value at 
Xsfcl = 75 mΩ. This indicates, that the induced current in secondary winding is still 
capable of partially shielding the primary winding and the REBCO tapes are in a thermal 
stable state due to the copper stabilization. 
Figure 5.17 shows the results for an unsymmetrical phase to phase fault with ground 
connection. The fault is set between phase A and phase B and the fault current limitation 
in this case is |Ip |= 1.79 kA limited to |Isfcl| = 1.37 kA. This is the same current limitation 
of 23.3% in the first half cycle as in the line to ground fault, which as well decreases with 
decreasing peaks. The simulated current in phase B increases as expected with 
triggering of the fault and reaches a peak of |ÎphaseB| = 1.374 kA in the first half cycle and 
decreases with advancing fault as well, while the simulated current in the unaffected 
phase C remains at load level. The voltage is phase shifted and shows a decreasing 
peak in simulation and measurement during the fault, which leads to a decreasing 
impedance. While the resistance reaches the design value and is maintained, the 
reactance remains below the resistance and decreases until the end of the fault. The 
reason for this behavior is, that the generator is set to an apparent power of 
Sbase =120 kVA and is therefore not capable of delivering enough power to keep the AC-
SFCL demonstrator further in fault limiting operation. The decrease of resistance and 
reactance in Figure 5.17 (C) indicates a recovery of the REBCO tapes during the fault. 
Figure 5.18 shows the results for a symmetric three phase fault with ground 
connection. The current in all three phases increases as expected after triggering the 
fault peaking at |Isfcl| = 1.32 kA, |IphaseB| = 1.35 kA and |IphaseC| = 1.16 kA, while the 
prospective current reaches |Ip| = 1.76 kA. For this kind of fault the resistance and 
reactance behave as in the 2-phase fault with ground connection. The resistance 
reaches its design value and decreases after a few cycles. The reactance stays below 
its design value and decreases after a few cycles to the same degree as the resistance, 
indicating a recovery of the REBCO tapes. 
The unsymmetrical phase to phase fault and the symmetrical three phase fault have 
been repeated without ground connection (Rflt-g = 1mΩ). The results of these tests are 
shown in Figure 5.19 (phase to phase) and Figure 5.20 (3-phase). The results of the 
three phase faults without ground connection are similar compared to the respective 
faults with ground connection. 
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Figure 5.16: Results for fault current limitation of a 1-phase fault for (A) currents, (B) voltages and (C) 
resistances (Sbase = 120 kVA, Rflt = 40 mΩ, pf = 1.0) 
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Figure 5.17: Results for fault current limitation of a 2-phase fault with ground connection for (A) currents, 
(B) voltages and (C) resistances (Sbase = 120 kVA, Rflt = 40 mΩ, pf = 1.0) 
5 Power Hardware-in-the-Loop test of the Air Coil Superconducting Fault Current Limiter Demonstrator 
122 
 
Figure 5.18: Results for fault current limitation of a 3-phase fault with ground connection for (A) currents, 
(B) voltages and (C) resistances (Sbase = 120 kVA, Rflt = 40 mΩ, pf = 1.0) 
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Figure 5.19: Results for fault current limitation of a 2-phase fault without ground connection for (A) 
currents, (B) voltages and (C) resistances (Sbase = 120 kVA, Rflt = 40 mΩ, pf = 1.0) 
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Figure 5.20: Results for fault current limitation of a 3-phase fault without ground connection for (A) 
currents, (B) voltages and (C) resistances (Sbase = 120 kVA, Rflt = 40 mΩ, pf = 1.0) 
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Variation of generator power Sbase 
Since the calculated resistance and reactance showed, that the AC-SFCL 
demonstrator started recovering during the fault cycle due to the limited power of the 
generator, the apparent power was increased from Sbase = 120 kVA to Sbase = 180 kVA 
and the fault duration increased to eight cycles to allow the instantaneous values for 
resistance and reactance to settle. The total fault resistance was set to Rflt = 40 mΩ, the 
power factor to pf = 1 and the fault was preceded by three load cycles. 
Figure 5.21 shows the results for the phase to phase fault. The prospective current in 
phase A is limited from |Ip| = 2.23 kA to |Isfcl| = 1.78 kA (20%) in the first half cycle. In the 
third half cycle the current limitation is increasing to 28.1% (from |Ip| = 1.63 kA to 
|Isfcl| = 1.17 kA) and then decreasing with decreasing peaks. The current in phase B 
reaches a peak of |IphaseB| =1.64 kA in the first half cycle and descending below 1 kA in 
the third half cycle. Like expected phase C is not affected by the fault and the current 
remains at load level. The measured and the simulated voltage at the AC-SFCL are in 
good agreement and show a phase shift and decreasing peaks. The calculated 
instantaneous value for the resistance settles approximately 50 ms after triggering the 
fault at Rsfc = 81 mΩ and maintains this values for the complete duration of the fault. The 
calculated reactance stays below the design value and decreases, after the calculation 
is settled, slightly from Xsfcl = 100 mΩ to Xsfcl = 92 mΩ. As a result the impedance 
decreases by the same degree from Zsfcl = 130 mΩ to Zsfcl = 122 mΩ. 
The three phase fault with an apparent power of Sbase = 180 kVA is shown in 
Figure 5.22. All phases are affected by the fault current and the currents increase as 
expected. The prospective current in phase A is limited from |Ip| = 2.51 kA to 
|Isfcl| = 1.97 kA (21.6%) in the first half cycle. In the third half cycle the current limitation 
is increasing to 30.6% (from |Ip| = 1.64 kA to |Isfcl| = 1.14 kA) and then decreasing with 
decreasing peaks. The currents in phase B and phase C reach peaks of |IphaseB| =1.85 kA 
and |IphaseC| =1.58 kA. In both simulated phases the current peaks decrease and match 
the measured current peaks in the physical phase A. The voltage drop at the AC-SFCL 
demonstrator shows a smaller phase shift as in the phase to phase fault and a stronger 
decrease in peaks. 
Accordingly the impedance decreases during the fault (from Zsfcl = 120 mΩ to 
Zsfcl = 104 mΩ). As in the unsymmetrical case this decrease is exclusively caused by the 
decreasing reactance, since the resistance remains constant at Rsfcl = 80 mΩ.  
Figure 5.23 shows the major peak currents for asymmetrical short-circuit in the 
measured phase A and simulated phase B together with the results from the short-circuit 
tests performed at KIT (compare Figure 4.30). 
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Figure 5.21: Results for fault current limitation of a 2-phase fault with ground connection for (a) 
currents, (b) voltages and (c) resistances (Sbase = 180 kVA, Rflt = 40 mΩ, pf = 1.0) 
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Figure 5.22: Results for fault current limitation of a 3-phase fault with ground connection for (a) currents, 
(b) voltages and (c) resistances (Sbase = 180 kVA, Rflt = 40 mΩ, pf = 1.0) 
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Figure 5.23: Summary of fault current limitation for unsymmetrical fault (Sbase = 180 kVA) 
The peaks of the limited fault current in the measured phase A are in very good 
agreement with the limited reference peak from single phase measurements. The 
measured current limitation is hereby in the first peak in good agreement with the first 
peak of the reference measurement and the following peaks in good agreement with the 
second peak of the reference measurement. The limited current peaks in the simulated 
phase B show the same progression as the measured peaks, but with a better limitation. 
The major peaks for the symmetrical fault are shown in Figure 5.24 together with the 
results from the short-circuit tests performed at KIT (compare Figure 4.30). From the 
measurements it can be concluded, that the single phase AC-SFCL demonstrator shows 
the same fault current limitation capability in a three phase system as in single phase 
tests. The results obtained from the PHIL tests for fault current limitation are in good 
agreement with the single-phase short-circuit measurements for both symmetrical and 
asymmetrical short-circuits. 
 
Figure 5.24: Summary of fault current limitation for symmetrical three phase fault (Sbase = 180 kVA) 
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6 Conceptual Designs 
for Applications 
The AC-SFCL demonstrator verified the principle of the AC-SFCL as well as the used 
design equations and design method respectively. Based upon these equations 
conceptual designs of the AC-SFCL for medium, high and ultra-high voltage are 
presented in this chapter. A single phase design is assumed for this work. For each 
voltage level a retrofit is calculated and compared to a calculated design with improved 
primary winding. Starting point is a conventional air core reactor, which is retrofitted with 
a secondary superconducting winding using the design approach described in 
chapter 3.4.1. This design process was implemented in the Mathcad software package 
for the calculation. 
The impedance of the retrofit is depending on the maximum current Imax, the thickness 
of stabilization of the REBCO tape hstab and the distance between the windings dw. All 
three parameters are varied in a reasonable value range. The objective is to find a 
specific design, which has a ratio of impedance during fault and impedance during 
normal operation of zlim/zn = 5 and an absolute impedance during normal operation of 
zn ≤ 1%. This retrofit should have the maximum possible winding distance dw and 
stabilization hstab to match these conditions. The maximum current allowed in a REBCO 
conductor is assumed to Imax = 300 A for all designs. Nevertheless the maximum current 
Imax is varied in order to show its influence on the impedance of the designs. 
In a second step an improved design with lower impedance during normal operation 
is calculated. This improved design covers two cases: 
 If the conditions are met by the retrofit, the low impedance design increases the 
ration of Zlim/Zn 
 If the conditions are nor met by the retrofit, the low impedance design shows the 
geometry with the least volume meeting the conditions. 
In order to calculate the low impedance design the inner radius rip, height hp and 
number of turns Np of the primary winding are varied to find all geometries which have 
the same inductance as the air core reactor in case of the retrofit using the design 
approach described in chapter 3.4.2 implemented in the Mathcad software package. The 
geometry with the least volume is chosen and a secondary superconducting 
winding is calculated. 
Both designs are compared in terms of geometry, impedances, required conductor 
length and performance, losses and expected current limitation. 
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6.1 Medium voltage, 10 kV, 10 MVA, z = 6% 
A voltage of 10 kV is a typical voltage level for distribution grids. Firstly a retrofit for a 
given air core reactor is designed by variation of the parameters of the secondary 
winding for 10 kV, 1 kA and z = 6%. Table 6.1 shows the main parameters of a typical 
air core reactor for medium voltage. 
Table 6.1: Main parameters of the air core reactor for medium voltage [Scha13] 
Parameter Symbol Value 
Rated voltage Vn 10 kV 
Rated current Ir 1 kA 
Frequency  fn 50 Hz 
Reference impedance zref 6% 
Impedance |ZACR| 0.3465 Ω 
Reactance XACR 0.3464 Ω 
Inductance Lp 1.103 mH 
Resistance (primary winding) Rp 7.2 mΩ 
Inner diameter dip 1104 mm 
Outer diameter dap 1184 mm 
Height hp 990 mm 
Number of turns Np 36.5 
Conductor cross-section Acop 692 mm 
Fill-factor  ffp 0.6378 
Current density jp 1.445 A / mm² 
Retrofit of an air core reactor 
In order to calculate the retrofit the distance of the windings dw, the current Imax of the 
REBCO tape and the thickness of the copper stabilizer hstab have been varied. The 
current Imax is hereby the current, which every REBCO tape must be capable of carrying 
independently of the position in the secondary winding and the applied magnetic field 
(compare eq. (3.91)). This approach allows to define the requirements in terms of in-field 
performance of the REBCO tape. The current Imax was varied between 200 A and 600 A 
in steps in 50 A. The thickness of the copper stabilizer was varied from 0 µm to 100 µm 
in steps of 10 µm plus an additional silver layer of 2 µm for stabilization for all cases. 
The width of the REBCO tape was constant for all the calculations at 12 mm. These 
values and value ranges are typical for current REBCO tapes and cover performance 
improvements expected in the next years (compare chapter 2.1.3). The winding distance 
dw was varied between 1 cm and 10 cm in steps of 1 cm. This range of dw is assumed 
to be technically feasible to include the thermal and electrical insulation. The parameters 
and parameter ranges in order to calculate the retrofit are summarized in Table 6.2. 
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Figure 6.1 shows the calculated results for Impedance depending on winding distance 
dw and stabilizer thickness hstab at a constant maximum current of Imax = 300 A. The 
impedance Zlim of the ACR is only matched, if the REBCO conductor has no additional 
copper stabilization. With increasing copper stabilization the impedance during fault is 
decreasing due to the decreasing resistance R’s (compare eq. (3.77)). 
Table 6.2: Input parameters for calculation of the retrofit 
Parameter Symbol Value (range) 
Maximum current Inax 200 A - 600 A 
Thickness of copper stabilizer hstab 0 µm – 100 µm 
Thickness of silver stabilizer hs 2 µm 
Winding distance  dw 0 cm - 10 cm 
Tape width wt 12 mm 
Fill-factor secondary winding ffs 0.8 
The impedance during normal operation is matching the zn = 1% criterion at a winding 
distance of dw =2 cm. This is the case independently of the amount of the copper 
stabilization, which has no effect during normal operation. In order to achieve the defined 
ration of zlim/zn = 5 the maximum copper stabilization is hstab =10 µm. 
 
Figure 6.1: Calculated impedance of the retrofit for normal operation and fault condition for constant 
current Imax = 300 A 
Figure 6.2 shows the calculated results for the impedance depending on the 
maximum current Imax and the stabilizer thickness hstab for a constant winding distance 
of dw = 2 cm. For constant stabilizer thickness hstab the impedance during fault is 
increasing with increasing current with Imax. The increase of the impedance zlim is 
expected, since with increasing current Imax the number of necessary REBCO tapes to 
6 Conceptual Designs for Applications 
132 
carry the induced current is decreasing and thus the total amount of copper in the 
secondary winding. Within the shown range the number of parallel REBCO tapes npar is 
more than sufficient to shield the primary winding completely. 
 
Figure 6.2: Calculated impedance of the retrofit for normal operation and fault condition for constant 
winding distance dw = 2 cm 
For constant stabilizer thickness hstab the impedance during fault is increasing with 
maximum current Imax as well. This progression is expected for the impedance during 
fault zlim, since the amount of REBCO tapes is directly depending on the maximum 
current Imax (eq. (3.90)) and therefore the resistance R’s (eq. (3.80)). The main electrical 
parameters relevant for operation of the retrofit are summarized in Table 6.3. 
Table 6.3: Main electrical parameters of the calculated retrofit for 10 kV, 1 kA, z = 6% 
Parameter Symbol Value p.u. 
Primary Resistance Rp 7.2 mΩ 0.125% 
Primary stray reactance Xσp i58.9 mΩ 1.02% 
Main reactance Xm i287.5 mΩ 4.98% 
Secondary stray reactance X’σp i0.018 mΩ 0.31‰ 
Secondary resistance R’s 590 mΩ 7.4% 
Impedance during fault  Zlim (140+257i) mΩ 5.07% 
Impedance during normal 
operation 
zn (7.2+58.9i) mΩ 1% 
The defined impedance during load is reduced to zn = 1%. During fault condition the 
retrofit has a lower impedance compared to the air core reactor, but the ratio of 
impedance during fault and during normal operation meets the defined condition 
of zlim/zn =5%. 
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Low impedance design 
For the calculation of the primary winding with low impedance design the fill-factor ffp 
and conductor cross-section ACu were assumed to be the same as in the case of the air 
core reactor. The secondary superconducting had the same distance of dw = 2 cm from 
the primary winding. One layer of REBCO tapes was assumed and the maximum current 
of each REBCO tape was calculated accordingly. The additional copper stabilization was 
set to hstab = 0 µm in order to maximize the resistance as a best case scenario for the 
impedance. This choice is purely theoretical as in real operation the REBCO tape is very 
likely to burn out immediately. The input parameters for the calculation of the low 
impedance design are summarizes in Table 6.4. 
Table 6.4: Input parameters for calculation of the low impedance design 
Parameter Symbol Value (range) 
Fill-factor primary winding ffs 0.6378 
Conductor cross-section ACu 692 mm 
Winding distance dw  2 cm 
Stabilization  hstab 0 µm 
Inner radius rip 0.2 m – 0.8 m 
Height hp  0.4 m – 1.6 m 
Every calculated primary winding has the same impedance during fault as the air core 
reactor of ZACR = 0.364 Ω. Figure 6.3 shows the calculated results for impedance during 
normal operation depending on number of turns Np, inner radius rip and height hp of the 
primary winding 
 
Figure 6.3: Calculated impedance during normal operation of 10 kV,1 kA, z = 6% AC-SFCLs for 
variation of the geometry of the primary winding 
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Figure 6.4 shows a magnified view of the calculated results for normal operation. In order 
to achieve a impedance during normal operation of zn ≤ 1% the inner radius must be 
higher than ri > 0.5 m. Correspondingly a height of hp > 0.4 m is required. Above those 
values certain combinations of height and inner radius allow geometries, which ensure 
a impedance during normal operation of zn < 1%. 
 
Figure 6.4: Magnified view of Figure 6.3. The red square indicates the chosen low impedance design 
For the chosen geometry of the primary winding a secondary winding was calculated 
as in the case of the retrofit. Figure 6.5 shows the calculated results for Impedance 
depending on winding distance dw and stabilizer thickness hstab at a constant maximum 
current of Imax = 300 A. 
 
Figure 6.5: Dependency of impedance on winding distance and stabilization for the low impedance 
design (Imax = 300 A) 
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For the retrofit, the low impedance only matches the impedance of the air core reactor if 
no additional stabilization is applied on the REBCO tapes. Assuming the same winding 
distance of dw = 2 cm as in the case of the retrofit a stabilizer thickness of hstab = 10 µm 
allows a ratio of impedance during fault and impedance during normal operation of 
zlim/zn = 6. 
Figure 6.6 shows the dependency of the impedance during fault and normal operation 
of the design with low impedance on maximum current Imax and stabilizer thickness hstab. 
 
Figure 6.6: Dependency of impedance on critical current and stabilization for the low impedance 
design (dw = 2 cm) 
The impedance is increasing with maximum current until Imax = 550 A is reached. At 
this maximum current the number of needed REBCO tapes allow shielding the primary 
winding with one layer of REBCO tapes, which is a significant improvement compared 
to the retrofit.  
Table 6.5 summarizes the main electrical parameters of the low impedance design. 
The resistance of the primary winding Rp remains almost unchanged. The stray 
reactances are lower compared to the retrofit, while the main inductance is increased 
due to the increased dimensions. Because of the increased height hp more REBCO 
tapes are needed in parallel to shield the primary winding, which lowers the resistance 
during fault.The AC-SFCL low impedance design reduces the impedance during load 
further than the retrofit from zn = 1% to zn = 0.6. At the same time the impedance during 
fault is reduced from zlim = 5.2% to zlim= 4.8%. However the ratio of impedance during 
fault to impedance during normal operation is increasing from zlim/zn = 5.2% to zlim/zn = 6. 
Besides the main electrical parameters several other parameters change, which are 
discussed in the next sub-chapter. 
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Table 6.5: Main electrical parameters of the low impedance design 
Parameter Symbol Value p.u. 
Primary Resistance Rp 7.76 mΩ 0.13% 
Primary stray reactance Xσp i37.4 mΩ 0.65% 
Main reactance Xm i309 mΩ 5.35% 
Secondary stray reactance X’σs i0.008 mΩ 0.00014% 
Secondary resistance R’s 306 mΩ 9.76% 
Impedance during fault Zlim (126.5+290i) mΩ 5.47% 
Impedance during normal 
operation 
zn (7.8+37.4i) mΩ 0.66% 
Comparison of calculated results 
The main parameters of the retrofit and the low impedance design are 
summarized in Table 6.6. 
Table 6.6: Comparison of retrofit and low impedance design 
Parameter Symbol Retrofit Low imp. design 
Height hp 990 mm 1200 mm 
Inner diameter dip 1101 mm 1200 mm 
Outer diameter dap 1184 mm 1267 mm 
Number of turns Np 36.5 36.9 
Maximum field 
at 
center Bmax‖ 37 mT 31 mT 
end Bmax┴ 27 mT 25 mT 
Number of tapes ntot 173 174 
Maximum current  Imax 300 A 300 A 
REBCO length 
ltot 579 m 646 m 
lturn 3.34 m 3.64 m 
Stabilizer thickness hstab 10 µm 10 µm 
Total AC-losses Ptot 73.94 W 99.05 W 
Impedance 
normal op. Zn (zn) 59.3 mΩ (1%) 38.1 mΩ (0.66%) 
fault op. Zlim (zlim) 293 mΩ (5.07%) 316 mΩ (5.47%) 
The low impedance design possesses increased dimensions compared to the retrofit 
with slightly thinner wall thickness of the primary winding. 
The increased dimensions results in increased amount of conductor material. The 
piece length is increased due to the increased diameter and more REBCO tapes are 
needed to shield the primary winding due to the increased height. However the increased 
dimensions lead to lower magnetic field densities, which is beneficial for the 
requirements of the REBCO tapes. The AC-losses of the low impedance design are 
higher compared to the AC losses of the retrofit by 25.09 W (25.4%), because of the 
6.1 Medium voltage, 10 kV, 10 MVA, z = 6% 
137 
increased tape length. The AC-losses of the retrofit and the low impedance design are 
summarized in Table 6.7. The major cause for AC losses are the losses due to self-field. 
Table 6.7: AC-losses of the retrofit and the low impedance design 
Parameter Retrofit 
Low impedance 
design 
External perpendicular field 0.252 W 0.496 W 
External parallel field 5.76 mW 6.55 mW 
Self-field 73.89 W 98.52 W 
Eddy current 0.015 W 0.028 W 
Sum 73.94 W 99.05 W 
In order to investigate the current limiting capability of the retrofit and the low 
impedance design calculations of steady-state short-circuit currents and limited short-
circuit currents have been performed with the equations described in chapter 4.3. For 
the retrofit and the low impedance design the prospective current of Ip = 20 kA is limited 
to |Îlim| = 15.1 kA. This corresponds to a limitation of 24.5% in both cases. This means, 
that the slightly lower impedance during fault of the low impedance design of zlim =4.8% 
compared to the impedance during fault of the retrofit of zlim = 5.2% has a negligible 
influence on the fault current limitation. Figure 6.7 shows the limitation of fault currents 
for different prospective currents. 
 
Figure 6.7: Expected fault current limitation of the retrofit and the low impedance design for 
10 kV, 1 kA, z = 6% 
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The retrofit and the low impedance design show the same behavior in terms of current 
limitation: The current limitation increases with increasing prospective current. This 
behavior is similar to the current limitation of the ACSFCL demonstrator. 
6.2 High voltage, 110 kV, 110 MVA, z = 6% 
Voltages of 110 kV can be found in transmission networks. The approach to design 
an AC-SFCL is the same as in the case of medium voltage: Calculate the retrofit of an 
air core reactor, which has an impedance during normal operation of zn ≤ 1% and at the 
same time a significant increased impedance during fault operation. The main 
parameters of a typical air core reactor for 110 kV are summarized in Table 6.8. 
Table 6.8: Main parameters of the air core reactor for high voltage [Scha13] 
Parameter Symbol Value 
Rated voltage Vn 110 kV 
Rated current Ir 1 kA 
Frequency  fn 50 Hz 
Reference impedance zref 6% 
Impedance |ZACR| 3.8107 Ω 
Reactance XACR 3.8105 Ω 
Inductance Lp 12.129 mH 
Resistance (primary winding) Rp 35 mΩ 
Inner diameter dip 1854 mm 
Outer diameter dap 2160 mm 
Height hp 1210 mm 
Number of turns Np 84.75 
Conductor cross-section Acop 597 
Fill-factor  ffp 0.2733 
Current density jp 1.675 A / mm² 
Retrofit of an air core reactor 
In case of the retrofit for high voltage the parameters varied are the same as for 
medium voltage: The windings dw, the current Imax of the REBCO tape and the thickness 
of the copper stabilizer hstab. Since the air core reactor for high voltage possess more 
turns as the air core reactor for medium voltage the induced current is assumed to be 
higher and thus the range of the maximum current Imax was extended. The other input 
parameters for the calculation remained the same or within the same value range 
respectively. The input parameters are summarized in Table 6.9. 
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The calculated results for impedance during normal operation and during fault operation 
depending on winding distance dw and stabilizer thickness hstab for a maximum current 
Imax = 300 A are shown in Figure 6.8. Even without additional copper stabilization the 
impedance of the air core reactor of z = 6% is not matched, but very close with 5.9%. 
Additional copper stabilization reduces the impedance significantly and above 
hstab =40 µm the increase of impedance during fault is below 50%. 
Table 6.9: Input parameters for calculation of the retrofit for high voltage 
Parameter Symbol Value (range) 
Maximum current Inax 200 A - 600 A 
Thickness of copper stabilizer hstab 0 µm – 60 µm 
Thickness of silver stabilizer hs 2 µm 
Winding distance  dw 1 cm - 10 cm 
Tape width wt 12 mm 
Fill-factor secondary winding ffs 0.8 
 
 
Figure 6.8: Calculated impedance of the retrofit for normal operation and fault condition for constant 
current Imax = 300 A 
The impedance during fault is decreasing with increasing copper stabilization. With a 
winding distance dw = 3 cm the retrofit almost fulfills the z = 1% criterion during normal 
operation. With a thickness of hstab = 5 µm of additional copper stabilization the ratio of 
impedance during fault and impedance during normal operation is zlim/zn = 4.33%. These 
values are in principle acceptable for the retrofit, but do not meet the specifications. 
Figure 6.9 shows the calculated results for impedance during normal operation and 
during fault operation depending on maximum current Imax and stabilizer thickness hstab 
for a constant winding distance of dw = 3 cm. The impedance during fault without copper 
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stabilization matches the impedance of the air core reactor of z = 6% for maximum 
currents above 450 A. The impedance during fault is increasing for increasing maximum 
current for all stabilizer thicknesses hstab > 0 µm in the shown range. This is caused by 
the decreasing demand of REBCO tapes with increasing maximum current Imax. This 
number of REBCO tapes is maintained with increasing maximum current Imax in order to 
ensure an optimal shielding. 
 
Figure 6.9: Calculated impedance of the retrofit for normal operation and fault condition for constant 
winding distance dw = 3 cm 
The main electrical parameters are for a retrofit with a maximum current Imax = 300 A, 
winding distance dw = 3 cm and additional copper stabilization of hstab = 5 µm are 
summarized in Table 6.10. 
Table 6.10: Main electrical parameters of the calculated retrofit for 110 kV, 1 kA, z = 6% 
Parameter Symbol Value p.u. 
Primary Resistance Rp 35 mΩ 0.055% 
Primary stray reactance Xσp i0.707 Ω 1.11% 
Main reactance Xm i3.1 Ω 4.89% 
Secondary stray reactance X’σp i0.33 mΩ 0.5‰ 
Secondary resistance R’s 4.98 Ω 6.27% 
Impedance during fault  Zlim (1.54+2.64) Ω 4.81% 
Impedance during normal 
operation 
zn (0.035+0.707) Ω 1.11% 
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Low impedance design 
The input parameters for the low impedance design for high voltage are shown in 
Table 6.11 and are the same as in the case of medium voltage. The fill-factor of the 
primary winding ffp and conductor cross-section in the primary winding ACu remain the 
same compared to the air core reactor. The winding distance is defined as dw = 3 cm 
and the value ranges for inner radius rip and height hp are adjusted to the increased 
dimension of the air core reactor. The number of turn in the primary winding Np are 
calculated in such a way, that every geometry has the same impedance as the air core 
reactor (compare chapter 3.4.2). 
Table 6.11: Input parameters for calculation of the low impedance design 
Parameter Symbol Value (range) 
Fill-factor primary winding ffs 0.2733 
Conductor cross-section ACu 597 mm 
Winding distance dw  3 cm 
Stabilization  hstab 0 µm 
Inner radius rip 0.5 m – 1.0 m 
Height hp  1.0 m – 2.0 m 
The calculated results for impedance during normal operation depending on the 
geometrical parameters and the number of turns Np are shown in Figure 6.10. In order 
to meet the criterion of zn ≤ 1% the inner radius must be at least rip ≥ 0.9 m and the height 
hp ≥ 1 m at the same time.
 
Figure 6.10: Results for impedance during normal operation of 110 kV,1 kA, z = 6% AC-SFCLs for 
variation of the geometry of the primary winding. The red square indicates the chosen low 
impedance design 
6 Conceptual Designs for Applications 
142 
For the low impedance design a rather modest increase of inner radius to rip = 1 m is 
sufficient to lower the impedance during normal in order to meet the zn ≤ 1% criterion. 
The height can remain the same as the retrofit at hp = 1.2 m. For the primary winding 
with rip = 1 m and hp = 1.2 m a secondary winding was calculated.  
Figure 6.11 shows the results for impedance during normal operation and impedance 
during fault operation depending on winding distance dw and stabilizer thickness hstab at 
a constant maximum current of Imax = 300 A. The impedance during normal operation is 
reduced at a winding distance of dw = 3 cm to zn = 0.84%. Assuming the same amount 
of additional copper stabilization of hstab = 5 µm the ratio of impedance during fault to 
impedance during normal operation is Zlim/Zn = 5.64. 
 
Figure 6.11: Dependency of the calculated impedance on winding distance and stabilization for the low 
impedance design (Imax =300 A) 
Figure 6.12 show the dependency of the impedance during normal operation and 
during fault operation of the low impedance design on maximum current Imax and 
stabilizer thickness hstab for a constant winding distance dw = 3 cm. The impedance 
during fault operation zlim is increasing with increasing maximum current. The reduction 
of the maximum current Imax with increasing dimensions corresponds with the results for 
medium voltage. 
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Figure 6.12: Dependency of the calculated impedance on critical current and stabilization for the low 
impedance design (dw = 3 cm) 
Table 6.12 summarizes the main electrical parameters of the low impedance design. 
The resistance of the primary winding remains unchanged and is negligible compared 
to the primary stray reactance Xσp, which mainly determines the impedance during 
normal operation. 
Table 6.12: Main electrical parameters of the low impedance design  
Parameter Symbol Value p.u. 
Primary Resistance Rp 38 mΩ 0.06% 
Primary stray reactance Xσp i0.535 Ω 0.84% 
Main reactance Xm i3.28 Ω 5.17% 
Secondary stray reactance X’σs i0.049 mΩ 0.07‰ 
Secondary resistance R’s 4.08 Ω 6.43% 
Impedance during fault  Zlim (1.64+2.53i) Ω 4.74% 
Impedance during normal 
operation 
zn (0.038+0.535i) Ω 0.84% 
The impedance during normal operation of the retrofit of zn = 1.11% is reduced to 
zn = 0.84%. At the same time the impedance during fault operation is negligible. 
Comparison of results 
The main parameters of the retrofit and the low impedance design are summarized in 
Table 6.13. The slight increase in diameter from dip = 1.854 m of the retrofit to dip = 2 m 
of the low impedance design reduces the maximum parallel magnetic field density. The 
increase in diameter also increases the required conductor length as well as the 
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increased number of parallel REBCO tapes. Both designs allow a copper stabilization of 
hstab = 5 µm and nearly the same impedance during fault. 
Table 6.13: Comparison of retrofit and low impedance design 
Parameter Symbol Retrofit Low imp. design 
Height hp 1210 mm 1200 mm 
Inner diameter dip 1854 mm 2000 mm 
Outer diameter dap 2160 mm 2298 mm 
Number of turns Np 84.75 81.875 
Maximum field at 
center Bmax‖ 63 mT 59 mT 
end Bmax┴ 38 mT 38 mT 
Number of tapes ntot 212 234 
Maximum current  Imax 300 A 300 A 
REBCO length 
ltot 1196 m 1428 m 
lturn 5.64 m 6.1 m 
Stabilizer thickness hstab 5 µm 5 µm 
Total AC-losses Ptot 166.3 W 170.2 W 
Impedance 
normal op. Zn (zn) 707 mΩ (1.11%) 535 mΩ (0.84%) 
fault op Zlim (zlim) 3.05 Ω (4.81%) 3.01 Ω (4.74%) 
The low impedance design shows a higher ratio of impedance during fault and 
impedance during normal operation of Zlim/Zn = 5.62 compared to the retrofit with 
Zlim/Zn = 4.31. The AC-losses of the low impedance design are slightly higher by 2.36% 
(3.9 W) compared to the retrofit. As shown in Table 6.14 this is mainly determined by 
the self-field losses. 
Table 6.14: AC-losses of the retrofit and the low impedance design 
Parameter Retrofit 
Low impedance 
design 
External perpendicular field 13.72 W 5.37 W 
External parallel field 9.69 mW 0.01 W 
Self-field 152.3 W 164.8 W 
Eddy current 0.084 W 0.076 W 
Sum 166.3 W 170.2 W 
The steady-state fault current limitation was calculated for the retrofit and for the low 
impedance design using the equations described in chapter 4.3. Since the impedance 
during fault is nearly the same for both designs (2% difference), the fault current 
limitation is the same for both designs. 
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Figure 6.13: Expected fault current limitation of the retrofit and the low impedance design for 
110 kV, 1 kA, z = 6% 
Both designs limit a fault current to the same degree and the fault current limitation 
increases with the prospective current. A fault current of I = 20 kA (20∙In) will be limited 
by 25% to Ilim = 15 kA for example. 
6.3 Ultra-high voltage, 380 kV, 380 MVA, z = 6% 
Voltages of V = 380 kV are used for long distances in transmission networks. 
Table 6.15 summarizes the main parameters of an air core reactor for 380 kV. These 
parameters are used to calculate an AC-SFCL for ultra-high voltage. Firstly, the results 
for the calculation of a retrofit of an air core reactor are shown and then a low impedance 
design by variation of the geometry as it is the case for medium and high voltage. 
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Table 6.15: Main parameters of the air core reactor for ultra-high voltage [Scha13] 
Parameter Symbol Value 
Rated voltage Vn 380 kV 
Rated current Ir 1 kA 
Frequency  fn 50 Hz 
Reference impedance zref 6% 
Impedance |ZACR| 13.164 Ω 
Reactance XACR 13.164 Ω 
Inductance Lp 41.901 mH 
Resistance (primary winding) Rp 78 mΩ 
Inner diameter dip 2004 mm 
Outer diameter dap 2326 mm 
Height hp 3093 mm 
Number of turns Np 199.5 
Conductor cross-section Acop 733 mm² 
Fill-factor  ffp 0.2937 
Current density jp 1.364 A / mm² 
Retrofit of an air core reactor 
The input parameters for the calculation of the retrofit for ultra-high voltage are 
summarized in Table 6.16. The value (ranges) are the same as for the high voltage 
retrofit with exception of winding distance dw. Due to the ultra-high voltage it was 
assumed, that more electrical insulation is needed. Therefore the distance between the 
windings must be increased. Although the number of turns of the primary winding for 
ultra-high voltage is substantially higher compared to high voltage the value range of the 
maximum current Imax remains unaltered, because more REBCO tapes are needed to 
effectively shield the increased height at ultra-high voltage. 
Table 6.16: Input parameters for calculation of the retrofit 
Parameter Symbol Value (range) 
Maximum current Inax 200 A - 600 A 
Thickness of copper stabilizer hstab 0 µm – 60 µm 
Thickness of silver stabilizer hs 2 µm 
Winding distance  dw 5 cm - 15 cm 
Tape width wt 12 mm 
Fill-factor secondary winding ffs 0.8 
The calculated results for impedance during normal operation and during fault 
operation depending on winding distance dw and stabilizer thickness hstab for a maximum 
current Imax = 300 A are shown in Figure 6.14. 
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Figure 6.14: Calculated impedance of the retrofit for normal operation and fault condition for constant 
current Imax = 300 A 
The impedance during normal operation and during fault is increasing with increasing 
winding distance dw. Additional copper stabilization lowers the impedance during fault 
and as it is the case for the medium and high voltage retrofit, but to a higher degree due 
to the increased number of REBCO tapes. The impedance of the air core reactor 
zlim = 6% is not reached even without additional copper stabilization. This is caused by 
the increased winding distance, which reduces the diameter of the secondary winding 
and the cross-section of the couple magnetic field. Therefore the main reactance and 
the impedance are reduced as well. The winding distance of dw = 10 cm also increases 
the stray reactance to such an extent, that the zn ≤ 1% criterion is not reached. For this 
case the ratio of impedance during fault to impedance during normal operation of 
Zlim/Zn = 2.7 with 5 µm of additional copper stabilization. 
Figure 6.15 shows the impedance depending on maximum current Imax and stabilizer 
thickness hstab at a constant winding distance of dw = 10 cm. For any constant stabilizer 
thickness hstab the impedance during fault is increasing due to the decreasing number of 
REBCO tapes ntot needed to carry the induced current. The main electrical parameters 
of the retrofit for ultra-high voltage are summarized in Table 6.17. 
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Figure 6.15: Calculated impedance of the retrofit for normal operation and fault condition for constant 
winding distance dw = 10 cm 
 
Table 6.17: Main electrical parameters of the calculated retrofit for 380 kV, 1 kA, z = 6% 
Parameter Symbol Value p.u. 
Primary Resistance Rp 93 mΩ 0.042% 
Primary stray reactance Xσp i2.39 Ω 1.09% 
Main reactance Xm i10.82 Ω 4.93% 
Secondary stray reactance X’σp i0.029 mΩ 0.013‰ 
Secondary resistance R’s 10.47 Ω 4.77% 
Impedance during fault  Zlim (5.5+7.57i) Ω 4.26% 
Impedance during normal 
operation 
Zn (0.093+2.39i) Ω 1.09% 
During normal operation the impedance is zn = 1.62% and during fault operation is 
zlim = 4.37% resulting in ration of zlim/zn = 2.7. This ratio could be increased by lowering 
the copper stabilization. However this is not disadvantageous in terms of thermal and 
electrical stabilization of the REBCO tape. 
Low impedance design 
The input parameters for the calculation of the low impedance are summarized in 
Table 6.18. The fill-factor of the primary winding ffp and the conductor cross-section ACu 
remained the same as in the case of the air core reactor. The winding distance was set 
to dw = 10 cm and no additional copper stabilization was assumed. 
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Table 6.18: Input parameters for calculation of the low impedance design 
Parameter Symbol Value (range) 
Fill-factor primary winding ffs 0.2937 
Conductor cross-section ACu 733 mm 
Winding distance dw  10 cm 
Additional copper stabilization  hstab 0 µm 
Inner radius rip 1.0 m – 2.0 m 
Height hp  2.0 m – 4.0 m 
The inner radius rip and height hp of the primary are varied and in the shown value 
range and the number of turns calculated for each geometry assuming only silver 
stabilization criterion (ZACR = 13.164 Ω). Each calculated design assumes a secondary 
winding with is highly resistive during fault operation and capable of carrying the induced 
current during normal operation using one layer of REBCO tapes. 
Figure 6.16 shows the calculated results for impedance during normal operation 
depending on number of turns Np, inner radius rip and height hp.  
 
Figure 6.16: Results for impedance during normal operation of 380 kV, 1 kA, z = 6% AC-SFCLs for 
variation of the geometry of the primary winding. The red square indicates the chosen low 
impedance design 
To meet the zn ≤ 1% criterion the inner radius must be at least rip > 1.2 m for any 
height hp. Accordingly the height must be at least hp > 3.2 m for any inner radius rip. For 
the low impedance design a geometry with an inner radius rip = 1.2 m and height 
hp = 3.2 m was chosen. For geometry the impedance during normal operation should 
drop to zn = 0.8%. For this geometry a secondary winding was calculated using the same 
input parameters as for the retrofit. Figure 6.17 shows the results for impedance 
depending on winding distance dw and stabilizer thickness hstab at a constant maximum 
current of Imax = 300 A. As it is the case for the retrofit the low impedance design does 
not reach the impedance of the air core reactor of zACR = 6%. Additional copper 
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stabilization lowers the impedance to a stronger degree compared to medium and high 
voltage due to the increased number of REBCO tapes ntot as it is the case with 
the retrofit. 
. 
Figure 6.17: Dependency of the calculated impedance on winding distance and stabilization for the low 
impedance design (Imax = 300 A) 
For a winding distance dw = 10 cm the impedance during normal operation is 
zn = 1.3%. The respective ratio of impedance during fault operation and impedance 
during normal operation is zlim/zn = 3.3 with a maximum copper stabilization 
of hstab = 5 µm. 
Figure 6.18 shows the dependence of the impedance on maximum current Imax and 
copper stabilization hstab for a constant winding distance of dw = 10 cm. 
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Figure 6.18: Dependency of the calculated impedance on critical current and stabilization for the low 
impedance design (dw = 10 cm) 
Table 6.19 summarizes the main electric parameters of the low impedance design. The 
resistance Rp of the primary winding is decreased by 0.76% compared to the retrofit. As 
expected the primary stray reactance is lower compared to the retrofit. 
Table 6.19: Main electrical parameters of the low impedance design  
Parameter Symbol Value p.u. 
Primary Resistance Rp 73 mΩ 0.033% 
Primary stray reactance Xσp i2.86 Ω 1.3% 
Main reactance Xm i10.3 Ω 4.69% 
Secondary stray reactance X’σs i0.023 mΩ 0.01‰ 
Secondary resistance R’s 10.23 Ω 4.66% 
Impedance during fault  Zlim (5.23+7.97i) Ω 4.34% 
Impedance during normal 
operation 
zn (0.073+2.86i) Ω 1.3% 
The main reactance is slightly increased by 0.31% as well as the impedance during 
fault is slightly lowered by 0.04% compared to the retrofit. The ration of impedance during 
fault compared to impedance during normal operation is Zlim/Zn = 3.3. As it is the case 
for the retrofit the ration Zlim/Zn can be improved by reducing the copper stabilization. 
Comparison of results 
The main parameters of the retrofit and the low impedance design are summarized 
in Table 6.20. 
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Table 6.20: Comparison of retrofit and low impedance design 
Parameter Symbol Retrofit Low imp. design 
Height hp 3093 mm 3200 mm 
Inner diameter dip 2004 mm 2800 mm 
Outer diameter dap 2326 mm 3040 mm 
Number of turns Np 199.5 153.75 
Maximum field 
at 
center Bmax‖ 70 mT 28 mT 
end Bmax┴ 39 mT 34 mT 
Number of tapes ntot 941 725 
Maximum current  Imax 300 A 300 A 
REBCO length 
ltot 5336 m 5922 m 
lturn 5.67 m 8.17 m 
Stabilizer thickness hstab 5 µm 5 µm 
Total AC-losses Ptot 403.5 W 619.27 W 
Impedance 
normal op. Zn (zn) 3.55 Ω (1.61%) 2.39 Ω (1.09%) 
fault op. Zlim (zlim) 9.59 Ω (4.37%) 9.36 Ω (4.26%) 
The increase of diameter dip and height hp of the low impendence winding causes an 
increase of needed REBCO conductor, but at the same time lowers the occurring 
maximum magnetic field densities. These lowered magnetic field densities, the lesser 
number of turns of the primary winding Np and the increased height lower the burden in 
terms of maximum current Imax of the low impedance design. The copper stabilizer 
thickness of hstab = 10 µm is the same for both designs. The AC-losses are summarized 
in Table 6.21 and show a slight advantage for the retrofit (16% less AC-losses). They 
are mainly determined by the self-field losses, but show a higher contribution of losses 
due to external perpendicular field compared to the designs for medium and 
high voltages. 
Table 6.21: AC-losses of the retrofit and the low impedance design 
Parameter Retrofit 
Low impedance 
design 
External perpendicular field 9.61 W 31.53 W 
External parallel field 0.025 W 0.029 W 
Self-field 393.8 W 587.4 W 
Eddy current 0.103 W 0.303 W 
Sum 403.5 W 619.3 W 
Figure 6.19 shows the expected fault current limitation of the retrofit and the low 
impedance design. For calculation of the steady-state fault current limitation eq. (4.3) to 
eq. (4.6) were used. 
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Figure 6.19: Expected fault current limitation of the retrofit and the low impedance design for 
380 kV, 1 kA, z = 6% 
The small difference of impedance during fault operation zlim of both designs has no 
effect on the steady-state fault current limitation. Both designs limit a fault current to the 
same degree. A fault current of I = 20 kA (20∙In) will be limited by 25% to Ilim = 15 kA for 
example. For both designs the fault current limitation increases with the 
prospective current. 
6.4 Summary 
In this chapter conceptual AC-SFCL designs for medium, high and ultra-high voltage 
have been presented. The calculations based on the equations and design process 
presented in chapter 1. For each voltage level a retrofit of a typical air core reactor with 
an impedance of z = 6% was calculated. The objective was achieving a ratio between 
impedance during fault and impedance during normal operation of at least zlim/zn = 5 and 
an impedance during normal operation of zn ≤ 1%. 
Additionally low impedance designs for each voltage level have been calculated. The 
objective of the low impedance designs was to increase the ratio of impedance during 
fault and impedance during normal operation with only a modest increase in dimension. 
The geometry parameters, the major variable parameters and, AC losses and the 
impedances of all designs (retrofit and low impedance) are summarized in Table 6.22. 
For all calculated designs a maximum current of Imax = 300 A and a width of wt = 1.2 cm 
of the REBCO tape was assumed. Generally the dimensions and the number of turns 
Np of the conceptual AC-SFCLs increase with voltage level. Consequently the REBCO 
demand and AC losses are increasing with voltage level as well. 
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In case of medium voltage (10 kV) the impedance during normal operation is zn = 1 with 
a winding distance of dw = 20 mm. This matched exactly the zn≤ 1% criterion. The ratio 
of impedance during fault and impedance during normal operation is zlim/zn = 5 with a 
maximum stabilizer thickness of hstab = 10µm, which as well matches the defined ration 
of zlim/zn = 5. The low impedance design for medium voltage reduces the impedance 
during normal operation even further to zn = 0.66%. Because of the increased 
dimensions and the same number of turns Np of the low impedance design the 
inductance, and the impedance accordingly, increases as well using the same stabilizer 
thickness. The result is an increased impedance during fault operation and an increased 
impedance ratio of zlim/zn = 6%  
Table 6.22: Major data of calculated conceptual designs 
Parameter 10 kV, 1 kA 110 kV, 1 kA 380 kV, 1 kA 
 
Retrofit 
Low  
impedance 
Retrofit 
Low  
impedance 
Retrofit 
Low  
impedance 
Inner  
diameter di 
1101 mm 1200 mm 1854 mm 2000 mm 2004 mm 2800 mm 
Outer  
diameter 
da 
1184 mm 1267 mm 2160 mm 2298 mm 2326 mm 3040 mm 
Height hp 990 mm 1200 mm 1210 mm 1200 mm 3093 mm 3200 mm 
Number of 
turns Np 
36.5 36.9 84.75 81.86 199.5 153.75 
Winding 
distance dw 
20 mm 20 mm 30 mm 30 mm 100 mm 100 mm 
Stabilizer 
thickness 
hstab 
10 µm 10 µm 5 µm 5 µm 5 µm 5 µm 
SC length 
579 m 
3.34 m/turn 
646 m 
3.64 m/turn 
1196 m 
5.64m/turn 
1428 m 
6.1 m/turn 
5336 m 
5.67 m/turn 
5922 m 
8.17 m/turn 
AC losses 73.94 W 99.05 W 166.3 W 170.2 W 403.5 W 619.27 W 
Impedance 
zn 
1% 
(59.3 mΩ) 
0.66% 
(38.1 mΩ) 
1.11% 
(0.707 Ω) 
0.84% 
4.74 mΩ 
1.61% 
(3.55 Ω) 
1.09% 
(2.39 Ω) 
Impedance 
zlim 
5.07% 
(293 mΩ) 
5.47% 
(316 mΩ) 
4.81% 
(3.05 Ω) 
4.74% 
(3.01 Ω) 
4.37% 
(9.59%) 
4.26% 
(9.36 Ω) 
Compared to medium voltage, the AC-SFCL for high voltage (110 kV) the geometry 
increases mainly in diameter. The number of turns are increasing as well in order to 
achieve the 6% of impedance of the air core reactor for this voltage level. With an as 
well increased winding distance of dw = 30 mm, the impedance during normal operation 
is zn = 1.11%, which is slightly above the defined zn ≤ 1%. The impedance during fault 
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reaches zlim = 4.81%, which results in an impedance ratio of zlim/zn = 4.3%. This is lower 
than requested. The low impedance design improves therefore the retrofit with respect 
to the impedances. The increase in diameter, almost the same height and fewer number 
of turns Np reduce the impedance during normal operation to zn = 0.84% at the same 
winding distance of dw = 40 mm. Assuming the same stabilizer thickness of hstab = 5 µm 
the impedance is slightly lower compared to the retrofit, the impedance ratio however is 
increasing to zlim/zn = 5.6. 
For ultra-high voltage (380 kV) the dimension and number of turns increase again. 
For the retrofit the diameter is almost the same, but the height is tremendously increased 
compared to high voltage. For sufficient electric insulation the winding distance needs to 
be increased for this voltage level. As consequence the impedance during normal 
operation is zn = 1.61%, which is above the zn ≤ 1% criterion. Allowing the same stabilizer 
thickness of hstab = 5 µm the impedance during fault is zlim = 4.37%, which gives an 
impedance ratio of zlim/zn = 2.7. Increasing the diameter for the low impedance design, 
reduces the necessary number of turns Np in order to achieve the same inductance, and 
therefore impedance, as the retrofit. As a consequence the cross-section of the primary 
winding is smaller and accordingly the stray inductance over the primary winding. This 
means, that the impedance during normal operation is reduced and slightly above the 
zn ≤ 1% criterion with zn = 1.09%. The impedance during fault of the low impedance 
design is similar to the impedance during fault of the retrofit. This means that the 
impedance ratio is increasing to zlim/zn = 3.9. 
In conclusion the conceptual designs for medium voltage (10 kV) show, that an AC-
SFCL is feasible with low impedance during normal operation (zn ≤ 1%) and a significant 
impedance increase during fault limitation of at least zlim/zn = 5. At high voltage (110 kV) 
this becomes more difficult and the retrofit does not comply with the defined criterions 
for impedance, even with a smaller winding distance dw. Therefore the geometry of the 
primary winding must be adjusted, which is the case for the low impedance design. A 
modest increase of dimensions enables an impedance zn <1% and an impedance ratio 
of zlim/zn > 5. For ultra-high voltage (380 kV) the challenge of low impedance during 
normal operation and high impedance during fault becomes even more evident. The 
retrofit for ultra-high voltage does not comply with both impedance criterions. Compared 
to medium and high voltage the increase in diameter for the low impedance design is 
rather high in order to minimize the number of turns Np and therefore the stray 
inductance, whilst maintaining the same impedance. With this measure it is possible to 
reduce the impedance during normal operation to next to zn = 1%. However to fully meet 
both impedance criterions it is necessary to further adapt the geometry. As shown in 
Figure 6.7, Figure 6.13, Figure 6.19 all designs exhibit the same current limitation 
behavior: Increasing current limitation with increasing prospective current. The current 
limitation is hereby independent of the voltage level and only dependent on the 
impedance during fault zlim, which is in the range of 4% to 5.5% for all designs. 
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7 Summary and conclusions 
Reliable and effective limitation of fault currents in power grids is a crucial and 
demanding task to maintain a non-interruptible supply of electric energy and prevent 
damage of electrical devices in the power grid. Conventional and commercial solutions 
to limit fault currents are implemented, but have disadvantages. Fuses can be used for 
a single event and need to be replaced after fault current limitation. The replacement 
can be time consuming and prolongs the power outage. Air core reactors do have a non-
negligible impedance during normal operation, which can cause instabilities and 
system perturbations. 
Superconducting fault current limiters (SFCLs) have been field tested and are on the 
verge of becoming a commercial and accepted measure to limit fault currents. In general, 
SFCLs offer fast (within the first half cycle) and reliable current limitation, while 
maintaining a low impedance during normal operation and can recover under load. 
Several different types of SFCLs are subject to research and development [Mor13], 
[EPRI09], [NS07]. 
This work proposes and investigates the Air Core Superconducting Limiter (AC-
SFCL) as a future measure to protect the power grid from fault currents. The initial 
objective of the AC-SFCL is to improve the air core reactor by retrofitting it with a 
secondary superconducting winding. The secondary superconducting winding shields 
the primary winding and lowers the reactance, and therefore the impedance, of the air 
core reactor significantly in normal operation mode. In fault-limiting operation the 
secondary winding becomes normal conducting, the resistance increases and triggers 
the main inductance and therefore increases the impedance during faults significantly. 
To design an AC-SFCL all necessary equations were derived and formulated to 
connect the geometry and properties of the REBCO tapes with the electrical parameters. 
The equations were integrated in a design method to automate the calculation and 
variation of the main parameters. Hereby the design process was divided into two sub-
processes depending on the application. One application is the retrofit of a conventional 
air core reactor, the other is to optimize the primary winding, essentially adapting the air 
core reactor geometry to enable an even lower impedance during normal operation. 
With the equations and design method a S = 60 kVA, V = 400 V and z = 6% AC-SFCL 
demonstrator was designed and the current limiting capability estimated using a steady-
state approach for the impedance during fault. A major design objective was to achieve 
an impedance z < 1% during normal operation, while keeping the geometry most 
compact. Simulations showed an increasing fault current limitation with increasing fault 
current and a maximum fault current imitation 40% at Ip = 3.6 kA, while the impedance 
under load conditions should be at zn = 0.68%. 
Before building the AC-SFCL demonstrator the REBCO tapes have been 
characterized and tested for suitability for the application. A small test setup served as 
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blueprint to investigate the manufacturing process, the quench behavior of single 
superconducting REBCO rings and the test bed for short-circuit tests. 
The primary winding of the AC-SFCL demonstrator was manufactured using copper 
wire with lacquer insulation onto a G10 bobbin. Reinforcements added within the bobbin 
during the winding process allowed to reduce the wall thickness and therefore the overall 
dimensions of the AC-SFCL as well as the distance of the primary and secondary 
winding. The secondary winding was manufactured aligning 22 single, short-circuited 
REBCO rings with 12 mm tape width and copper stabilization. 
For the load and short-circuit tests both windings were assembled and fully emerged 
into liquid nitrogen in an open bath cryostat at ambient pressure. For the load test 
(normal operation) the impedance was measured as zn = 0.72%. This is even below the 
specified zn < 1% and in very good agreement with the calculated zn = 0.68%. Short-
circuit tests were performed for prospective currents from Ip = 0.65 kA to Ip = 3.6 kA and 
showed the expected increasing short-circuit limitation with increasing short-circuit to the 
same degree as the steady-state simulation. The fault current limitation was found to be 
lower in the first half cycle compared to the following half cycles. Calculation of the phase 
angle showed, that the inductance of the AC-SFCL demonstrator is not fully developed 
in the first half cycle. With beginning of the second half cycle the inductance is fully 
developed and the measured current limitation is in good agreement with the steady-
state simulation, showing the best current limitation of 40% at a prospective current of 
Ip = 3.6 kA. At a prospective current of Ip = 1.0 kA the resistance reaches its design value 
and stays within 5% for higher fault currents and at Ip = 1.35 kA the limitation starts to 
be more inductive than resistive. The AC-SFCL demonstrator maintains this fault current 
limitation regardless of the phase angle of the fault. 
The results prove the concept of the AC-SFCL and testify a reliable and fast fault 
current limitation. The measurements are in good agreement with the simulation and 
with the calculated design values proving the design process and equations as valid. 
Further testing of fault current limitation has been performed with a power hardware 
in-the-loop system. Three interface algorithms have been investigated in order to ensure 
a stable and reliable operation of the PHIL system and the connected AC-SFCL 
demonstrator. A modified damping interface algorithm showed the best results in terms 
of peak current and implementing this algorithm the results for fault current measurement 
could be reproduced successfully. The PHIL setup allowed to simulate a three phase 
system in which the physical AC-SFCL with the power hardware was connected to one 
phase A and phase B and C contained virtual AC-SFCLS. In each phase a load and a 
short-circuit path was inserted and all three phases were connected to a transient model 
of a synchronous generator. With this setup symmetrical and unsymmetrical short-
circuits have been simulated. The AC-SFCL demonstrator was capable of limiting any 
occurring fault current in symmetrical and unsymmetrical short-circuits to the same 
degree as in the single phase measurements. 
Using the verified design equations and design method conceptual designs for 
medium, high voltage and ultra-high voltage have been calculated. For all voltage levels 
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designs have been presented, which show a significant increase from impedance during 
normal operation to impedance during fault. The designs for high and ultra-high voltage 
show, that it is beneficial to adjust the dimensions of the primary winding of typical air 
core reactors. This lowers the impedance during normal operation and increases the 
ratio of impedance during fault to impedance during normal operation accordingly. An 
increase of dimensions for these low impedance designs comes at the expense of higher 
conductor demand and AC losses. Nevertheless this increase is rather modest for 
medium and high voltage and acceptable for ultra-high voltage. The calculation of the 
steady-state fault current limitation of the conceptual designs show an effective current 
limitation and increasing current limitation with increasing prospective current as it has 
been shown with the demonstrator. Generally the results are promising and show, that 
the AC-SFCL can be an excellent measure to limit fault currents, which can be adapted 
easily to different voltage levels. 
The results presented and experienced gained in this work can be seen as a solid 
base for future developments. The major prospect is the design, building and testing of 
an  AC-SFCL demonstrator, which proves the feasibility of the AC-SFCL concept for 
medium voltage and further investigation of the manufacturing process. Emphasize 
should hereby be given on the thermal and electrical insulation of the secondary winding 
in order to minimize the distance of the windings and therefore the impedance during 
normal operation. Another challenge, which could be rather easily addressed is the 
further improvement of the soldering for the REBCO rings. 
Further investigation of the quench behavior of REBCO rings or windings of stacked 
REBCO rings would be useful to optimize the secondary winding of the AC-SFCL. 
Hereby REBCO tapes with different stabilization or different critical current Ic(B,T) could 
be qualified for different positions in the secondary winding, e.g. at the end or in 
the center. 
Power hardware-in-the-loop systems could be used to further investigate the 
operational behavior of the AC-SFCL under different grid conditions, e.g. bus bar 
coupling, and show the advantage of the low impedance compared to the air core reactor 
in terms of grid stability and system perturbations. 
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A. Additional Information on devices 
and resources used for this work 
Characterization of REBCO tapes 
R(T) measurement 
The measurement setup for the R(T) measurement is shown in Figure 4.1. The following 
devices have been used for this measurement: 
Temperature sensor 
PT100 platinum sensor manufactured in thin film 
technology 
Temperature measurement Lakeshore 218 temperature monitor 
Voltage measurement Hewlett Packard 3458 A multimeter 
Power source Keithley 6221 DC and AC power source 
Data acquisition and 
control 
National Instruments LabVIEW 8.0 on Windows PC 
Ic(B,T) measurement 
Magnets Bruker B-E15, max. 600 mT 
Power sources (Magnet) Bruker B-H11D and B-MNC5 
Hall probe Arepoc LHP-NP 203, 29.5 mV/T 
Power source (hall probe) 
Burster-Gernsbach Präzissionsmesstechnik, 
Präzisionsstromgeber Typ 6426 
Voltage measurement 
(hall probe) 
Keithley 2000 multimeter 
Voltage measurement 
(REBCO tape) 
Keithley 2182 A nanovoltmeter 
Power sources 
(measurement current) 
Agilent 6672 A, 0-20 V / 0-100 A DC power supply 
Agilent 6681 A, 0-8 V / 0-580 A DC power supply 
Data acquisition and 
control 
National Instruments LabVIEW 8.0 on Windows PC 
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Measurement of critical current at self-field 
The setup for measuring the critical current Ic at self-field is shown in Figure 4.7. The 
following devices have been used for this measurement: 
Multiplexer Agilent 44970 A, 20 channel multiplexer 
Voltage measurement Keithley 2182 A nanovoltmeter 
Power sources 
Agilent 6672 A, 0-20 V / 0-100 A DC power supply 
Agilent 6681 A, 0-8 V / 0-580 A DC power supply 
Data acquisition and 
control 
National Instruments LabVIEW 2012 on Windows PC 
All devices have been connected via a GPIB bus. 
Preliminary Measurements 
Measurement of resistance of soldering 
The following devices have been used for this measurement: 
Multiplexer Agilent 44970 A, 20 channel multiplexer 
Voltage measurement Keithley 2182 A nanovoltmeter 
Power sources 
Agilent 6672 A, 0-20 V / 0-100 A DC power supply 
Agilent 6681 A, 0-8 V / 0-580 A DC power supply 
Data acquisition and 
control 
National Instruments LabVIEW 2012 on Windows PC 
All devices have been connected via a GPIB bus. 
Measurement of inductance of coils 
LCR-Meter Instek LCR-821 
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Quenching single superconducting rings 
The measurement setup for quenching single superconducting rings is shown in 
Figure 4.15. The following devices have been used for this measurement: 
Power source 
SBA Sn = 400 kVA, 50 Hz, Vprim = 225 V / 400 V 
adjustable, Vsec = 50-1000 V adjustable in 50 V steps, 
Iprim,max = 200 A continuously, Isec,max = 400 A 
continuously 
Primary side set to Vprim =230 V 
Secondary side set to Vsec = 50 V 
Thyristor (load) 
GvA Leistungselektronik GmbH, AC-switch W1C 250 V, 
10 kA SE/EB001, Snubber circuit: R = 2.2 Ω, C = 3 µF 
Thyristor (fault) 
GvA Leistungselektronik GmbH, short-circuit switch 
1.5 kV, 10 kA 5STB18N4200, Snubber circuit: R = 10 Ω, 
C = 6.6 µF 
Resistance (load) Heine Dresden, Power resistors 0.3-1 Ω, 750-2500 A 
Resistance (fault) Customized design 0-800 mΩ continuously adjustable 
Rogowski coil Rocoil SE 432 used with three channel integrator 
Differential probe 
Tektronics P5200 high voltage differential probe, 1:50 or 
1:500. Set to 1:50 
Transient recorder Elsys AG, 16 Channels, max. Voltage Vmax = 10 V 
Data acquisition and 
control 
TransAS 3.0 
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Testing the AC-SFCL demonstrator 
The measurement setup for the test with the AC-SFCL demonstrator is shown in 
Figure 4.25. The following devices have been used for this setup: 
Power source 
SBA Sn = 400 kVA, 50 Hz, Vprim = 225 V / 400 V 
adjustable, Vsec = 50-1000 V adjustable in 50 V steps, 
Iprim,max = 200 A continuously, Isec,max = 400 A 
continuously 
Primary side set to Vprim =400 V 
Secondary side set to Vsec = 400 V 
Thyristor (load) 
GvA Leistungselektronik GmbH, AC-switch W1C 250 V, 
10 kA SE/EB001, Snubber circuit: R = 2.2 Ω, C = 3 µF 
Thyristor (fault) 
GvA Leistungselektronik GmbH, short-circuit switch 
1.5 kV, 10 kA 5STB18N4200, Snubber circuit: R = 10 Ω, 
C = 6.6 µF 
Resistance (load) Heine Dresden, Power resistors 0.3-1 Ω, 750-2500 A 
Resistance (fault) Customized design 0-800 mΩ continuously adjustable 
Rogowski coil Rocoil SE 432 used with three channel integrator 
Differential probe 
Tektronics P5200 high voltage differential probe, 1:50 or 
1:500. Set to 1:50 
Transient recorder Elsys AG, 16 Channels, max. Voltage Vmax = 10 V 
Data acquisition and 
control 
TransAS 3.0 
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Software 
Calculations 
MathCAD 14, MatLAB 2012 and the python 
Numpy 1.9.1 package 
Circuit Diagrams, 
schematics and 
arrangement for  figures 
Inkscape 0.48 and 0.91 
3D graphics Blender 2.72 
2D engineering drawings LibreCAD 2.01 and later 
Post-processing images The Gimp 2.8 
Processing and plotting 
measured and calculated 
data 
Python Matplotlib 1.4.2 and python Pandas 0.15.2 
packages 
Writing Microsoft Word 2010 
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B. Calculation of the inductance 
of an solenoid with arbitrary 
cross-section 
The general approach to calculate the inductance of a solenoid with arbitrary cross-
section is shown in Figure B.1. In step 1 the geometry of the solenoid must be given. 
This includes the inner radius ri the outer radius ra and the height h of the solenoid. This 
geometry is then divided into a finite number of current loops as indicated in Figure 3.6 
(step 2). The number of finite loops or the diameter dloop respectively is freely selectable. 
A higher density of current loops delivers higher accuracy of the calculation, while fewer 
current loops might speed up the calculation time. Practically diameters of dloop ≈ 10 mm 
for air core reactors with dimensions ~ 1 m and dloop = tsc, with tsc being the thickness of 
a REBCO tape, for superconducting windings as used in the AC-SFCL have been found 
to be sufficiently accurate. 
In step 3 the calculation starts by choosing a reference loop and calculate its position 
within the cross-section (step 4). The same is done with the target loop (step 5 and step 
6). This approach reflects the correlation given in eq. (3.41) and eq. (3.42), that the 
inductance of the solenoid is the sum of all mutual inductances and self-inductances of 
the current loops. 
In step 7 is decided, if the reference loop and the target loop are the same and the 
self-inductance is calculated (step 9). If this is not the case the geometrical distances in 
axial and radial direction must be calculated first in order to calculate the mutual 
inductance of both loops (step 8 and step 9). In step 10 the calculated inductance is 
added to the total inductance (compare eq. 3.42). 
The calculation is continued until the last current loop is processed (steps 11 and 12). 
At the end the total inductance or sum of all self-inductances and mutual inductances 
respectively is divided by the square number of current loops in order to calculate the 
inductance of the winding for one turn (N = 1). 
  
B Calculation of the inductance of an solenoid with arbitrary cross-section 
168 
 
Figure B.1: Flow diagram of the function to calculate the inductance of a solenoid with arbitrary 
cross section  
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C. Calculation of phase angle of sine 
signals at 50 Hz 
The impedance of the AC-SFCL can be separated into a resistive and inductive 
component. In order to extract these components it is necessary to calculate the phase 
angle φ between voltage and current. In the case of the AC-SFCL this is very important, 
since the resistance and the inductance are changing significantly during fault operation 
and therefore the calculation of the phase angle φ allows to determine, which component 
– resistive or inductive – contributes to the fault current limitation. Additionally this 
information allows comparing the measurements with the calculated steady-state 
values. 
In order to verify the approach described in chapter 4.4.2 it was tested against 
simulated sine signals with a given phase shift. In a first step sine signals for voltage and 
current are generated. The amplitudes of the signals were calculated based on 
reasonable values for the impedance of an AC-SFCL: 
 Impedance for normal operation zn = 1% 
 Impedance during fault limitation zlim = 6% 
For voltage and current the specified values of the AC-SFCL demonstrator are used: 
 Rated current Ir = 150 A 
 Rated voltage Vr = 400 V 
Using eq. (2.5) the respective voltage drop over the impedance is 
 Normal operation Vlow = 2.8 V 
 Fault operation: Vhigh = 24 V 
The phase angle between voltage and current was investigated for three cases: 
(A) 0° degrees 
(B) 45° degrees 
(C) 90° degrees 
The generated signals are shown in Figure C.1. The signal length is 10 cycles in all 
three cases and a sample rate of 100 samples per millisecond. In all cases the current 
shows the expected peak of Ipeak = 212 A corresponding to Ir =150 A and the voltage the 
expected peak of Vpeak = 3.96 V corresponding to Vr = 2.8 V. 
C Calculation of phase angle of sine signals at 50 Hz 
170 
In order to calculate the phase angle for each of the three cases shown in Figure C.1 
the hilbert transform function of the scipy software package is applied. This function 
basically returns a vector of complex numbers with constant magnitude and a constant 
phase change for the voltage and current signals. Applying the angle function of the 
numpy software package returns the phase angle for voltage and current. The phase 
angle is then calculated by subtracting the calculated angle of the voltage and current 
vectors. 
 
Figure C.1: Generated sine signals for voltage and current with phase angles of (A) 0°, (B) 45° and 
(C) 90° 
The calculated phase angles for the signals in Figure C.1 are shown in Figure C.2. In 
each case the calculation of the phase angles is very accurate and shows no boundary 
effects. 
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During testing the AC-SFCL demonstrator is subject to load and fault currents. This 
means, that the amplitudes and the phase angle of the measured current and voltage 
might change rapidly. The reason for this is the change in resistance and mainly 
inductance of the AC-SFCL demonstrator, when switching from normal operation to fault 
current limitation.  
 
Figure C.2: Respective calculated phase angles φ for signals shown in Figure C.1 
In order to verify the described calculation of the phase angle φ for this case voltage 
and current signals heave been generated with load cycles for 400 ms followed by fault 
cycles for 200 ms and followed by fault cycles for 400 ms again. The peak current during 
the fault cycles is set to Ip = 600 A and the voltage drop is Vhigh = 24 V. 
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Figure C.3: Load-fault-load cycles. The phase angle between voltage and current is φ = 0° during load 
and φ = 0° during fault 
Figure C.3 show the generated load-fault-load cycles with the calculated phase angle. 
Hereby the load lasts for 400 ms, then fault operation is assumed for 200 ms and 
afterwards load operation again for 400 ms. The phase angle was set to φ = 0° for the 
load cycles and the fault cycles. The calculated phase angle φ from the voltage and the 
current in Figure C.3 shows minor ripples at the beginning and end of the signals. The 
ripples are increasing for load cycles the shorter distance is to the fault cycles. At the 
end of the first load period (t < 400 ms) the strongest ripples occur. After entering the fault 
operation the ripples almost disappear instantaneously and the phase angle φ during 
the fault cycles is almost constant. The calculated phase angle during the load cycles 
starting at t = 600 ms show ripples with decreasing peaks. 
Figure C.4 shows the current and voltage signals with load-fault-load periods and the 
same durations as in Figure C.3. In this case however, the current and the voltage have 
a phase angle of φ = 45° during the fault cycles. 
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Figure C.4: Load-fault-load cycles. The phase angle between voltage and current is φ = 0° during load 
and φ = 45° during fault 
The calculated phase angle φ in Figure C.4 shows as well ripples with increasing 
peaks during the first load period. However, the peaks of these ripples are lower 
compared to Figure C.3. Before the fault cycles start at t = 400 ms the calculated phase 
angle shows a strong peak, before it settles at φ = 45° during the fault cycles. Another 
strong peak is occurring at t = 600 ms, the end of the fault period. Starting with the load 
cycles at t = 600 ms the calculated phase angle shows ripples with decreasing peaks. 
Figure C.5 shows again the load-fault-load cycles of current and voltage. In this case 
the current and voltage have a phase angle of φ = 90° during the fault cycles. 
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Figure C.5: Load-fault-load cycles. The phase angle between voltage and current is φ = 0° during load 
and φ = 90° during fault 
The calculated phase angle φ in Figure C.5 shows increasing ripples until t = 400 ms 
during the load cycles, but to a lower degree as in Figure C.3 and Figure C.4. Staring at 
t = 400 ms the calculated phase angle almost immediately switches to φ = 90°. During 
the fault cycles ripples are present and at the end a strong peak occurs, before the load 
cycles are starting. The phase angles of the load cycles at t > 600 ms is similar to the 
one in Figure C.4. 
The calculations show, that the approach to calculate the phase angle φ based on the 
Hilbert transformation is not suitable for fast changing or transient regimes. However for 
signals with constant amplitude and frequency the calculation shows a very high 
accuracy as well as after a very fast change in amplitude and frequency, which is the 
case for the AC-SFCL. 
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D. Designations and Abbreviations 
a outer 
AC Alternating current 
ACR Air Core Reactor 
AC-SFCL Air Core Superconducting Fault Current Limiter 
Ag silver 
c critical 
CAPS Center for Advanced Power Systems 
CDIM Classical damping impedance method 
Cu copper 
DC Direct current 
DFT Discrete Fourier Transformation 
e engineering 
fb Feedback 
flt Fault 
FSU Florida State University 
G10 Fiberglass reinforced plastic 
gg Generator to ground 
hc Half cycle 
i Inner 
IFM Impedance feedback method 
ITEP Institute for Technical Physics 
ITM Ideal transformer method 
KIT Karlsruhe Institute of Technology 
Lg Line to ground 
lim limitation 
LN2 Liquid nitrogen 
n Normal operation 
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mag magnitude 
max Maximal 
MDIM Modified damping impedance method 
meas measurement 
min Minimal 
nc Normal conducting 
p primary 
par parallel 
PC Personal Computer 
pen penetration 
PHIL Power Hardware in the Loop 
rec recovery 
REBCO Rare Earth Barium Copper Oxide 
RRR Resistive Residual Ratio 
RT Room temperature 
s secondary 
SB Synchronization Box 
sc superconducting 
sfcl Superconducting fault current limiter 
Sim simulation 
sol solenoid 
src source 
stab stabilization 
tot total 
TR Transient Recorder 
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E. Index of Symbols 
A Cross-section (A/mm²) 
Acop Cross-section of the conductor in the primary winding (A/mm²) 
ACu Cross-section of copper wire (A/mm²) 
Ap Cross-section of the primary winding (A/mm²) 
Apen Surface penetrated by a magnetic field of a superconductor (mm²) 
As Cross-section of the secondary winding (A/mm²) 
Atape Cross-section of a REBCO tape (A/mm²) 
B Magnetic flux density (T) 
Bc1 First critical magnetic flux density (T) 
Bc2 Second critical magnetic flux density (T) 
Bp Magnetic field density necessary to fully penetrate a superconductor (T) 
B‖ Magnetic field density parallel to a superconductor (T) 
B┴ Magnetic field density perpendicular to a superconductor (T) 
Br Radial magnetic flux density of a solenoid winding (T) 
Bz Parallel magnetic flux density in a solenoid winding (T) 
bsc Width of the superconducting tape (mm) 
cf Coupling factor between two solenoid windings 
dap Outer diameter of the primary winding (m) 
dip Inner diameter of the primary winding (m) 
dw Distance between primary and secondary winding (cm) 
E Electrical field (V/cm) 
Ec Critical electrical field (V/cm) 
Em Energy stored in a magnetic field (J) 
ffp Fill-factor of the primary winding 
ffs Fill-factor of the secondary winding 
fn Frequency (Hz) 
fz Ratio of impedance during fault and impedance during normal operation 
E Index of Symbols 
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H Magnetic field strength (A/m) 
Hm Magnetic field strength between the windings of the AC-SFCL (A/m) 
Hdemo Total height of the ACSFCL demonstrator 
hp Height of the primary winding (m) 
hs Height of the secondary winding (m) 
hstab Thickness of copper stabilization of REBCO tape (m) 
I Current (A) 
Ic Critical Current (A) 
Ik’’  
Ilim Limited fault current (A) 
Imax Maximum current allowed in one REBCO tape (A) 
In Nominal Current (A) 
Ip Prospective current (A) 
IphaseB Simulated current in phase B in a PHIL system (A) 
IphaseC Simulated current in phase C in a PHIL system (A) 
Isim Simulated Current in one phase PHIL system (A) 
j Current density (A/mm²) 
jc Critical current density (A/mm²) 
je Engineering current density (A/mm²) 
jep Engineering current density of the primary winding (A/mm²) 
jes Engineering current density of the secondary winding (A/mm²) 
jp,con Current density of the conductor in the primary winding (A/mm²) 
ltot Total length of REBCO tape required for a winding (m) 
lturn Length of one turn of a REBCO tape in a winding (m) 
Lm Main inductance (H) 
Lmp Primary main inductance (H) 
Lms Secondary main inductance (H) 
Lσ Total stray inductance (H) 
Lσp Primary stray inductance (H) 
Lσs Secondary stray inductance (H) 
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L’σs Secondary stray inductance (referred to primary side) (H) 
Lp Inductance of the primary winding (H) 
Lp,ref Design inductance of the primary winding (H) 
Ls Inductance of the secondary winding (H) 
Lsol Inductance of a solenoid with one winding (H) 
M Mutual inductance (H) 
N Number of turns of a solenoid winding 
Nmax Maximum number of turns of a solenoid winding 
Nmin Minimum number of turns of a solenoid winding 
Np Number of turns of the primary winding 
Ns Number of turns of the secondary winding 
npar Number of parallel REBCO tapes in the secondary winding 
ntot Total number of REBCO tapes in the secondary winding 
Pac Total AC losses (W) 
Pe AC losses due to Eddy Currents (W) 
Phe‖ AC losses due to external parallel magnetic field (W) 
Phe┴ AC losses due to external perpendicular magnetic field (W) 
Phs AC losses due to self-field (W) 
rap Outer radius primary winding (m) 
rip Inner radius primary winding (m) 
ras Outer radius secondary winding (m) 
ris Inner radius secondary winding (m) 
Rgg Generator to ground resistance in PHIL simulation (Ω) 
Rlg Line to ground resistance in PHIL simulation (Ω) 
Rfb Feedback resistance in PHIL systems (Ω) 
Rflt-A Resistance to adjust fault current in phase A in PHIL simulation (Ω) 
Rflt-B Resistance to adjust fault current in phase B in PHIL simulation (Ω) 
Rflt-C Resistance to adjust fault current in phase C in PHIL simulation (Ω) 
Rn Resistance of the AC-SFCL during normal operation (Ω) 
Rp Resistance primary winding (Ω) 
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Rpar Parallel resistance (Ω) 
Rs Resistance of the soldered connection of two tapes (Ω) 
Rsc Resistance of the superconductor in the secondary winding (Ω) 
R’sc Resistance of the superconductor in the secondary winding  referred to 
the primary side (Ω) 
Rsfcl Resistance of the AC-SFCL (Ω) 
Rstab Resistance of the stabilization of the REBCO tapes in the secondary 
winding (Ω) 
R’stab Resistance of the stabilization of the REBCO tapes in the secondary 
winding referred to the primary side (Ω) 
Rsrc Resistance of a power source (Ω) 
Rvar Variable resistance (Ω) 
SACR Apparent power of the air core reactor (VA) 
Sbase Apparent power of a generator in PHIL tests (VA) 
Sn Nominal apparent Power (VA) 
Ssfcl Apparent power of the AC-SFCL (VA) 
t Time (s) 
trec Recovery time (s) 
T Temperature (K) 
Tc Critical Temperature (K) 
Vn Nominal voltage (V) 
VACR Voltage drop across the air core reactor  (V) 
Vc Control voltage (V) 
Vsfcl Voltage drop across the AC-SFCL  (V) 
Vtc Voltage drop across the test coil  (V) 
wt Width of the REBCO tape (mm) 
XACR Reactance of the air core reactor (Ω) 
Xfb Feedback Reactance in PHIL systems (Ω) 
Xn Reactance of the AC-SFCL during normal operation (Ω) 
Xσp Primary stray reactance (Ω) 
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181 
X’σs Secondary stray reactance (referred to primary side) (Ω) 
Xsfcl Reactance of the AC-SFCL (Ω) 
Xsrc Reactance of a power source (Ω) 
zhc Generated reference impedance during one half cycle (%) 
Zhc Generated impedance during one half cycle (Ω) 
zlim Specified reference impedance of the AC-SFCL during fault (%) 
Zlim Specified impedance of the AC-SFCL during fault (Ω) 
Zload-A Impedance of load in phase A to adjust the nominal current in PHIL 
simulation (Ω) 
Zload-B Impedance of load in phase B to adjust the nominal current in PHIL 
simulation (Ω) 
Zload-C Impedance of load in phase C to adjust the nominal current in PHIL 
simulation (Ω) 
zn Reference impedance of the AC-SFCL during normal operation (%) 
Zn Impedance of the AC-SFCL during normal operation (Ω) 
Zp Impedance of the primary winding (Ω) 
Zsfcl Impedance of the AC-SFCL (Ω) 
Zsource Impedance of the power source (Ω) 
φ Phase angle 
Ф Magnetic flux 
Фp Magnetic flux of the primary winding 
Фps Magnetic flux in the primary winding generated by the secondary winding 
Фs Magnetic flux of the secondary winding 
Фsp Magnetic flux in the secondary winding generated by the primary winding 
Фσp Magnetic stray flux of the primary winding 
Фσs Magnetic stray flux of the secondary winding 
ρnc Normal conducting resistivity (Ωmm²/m) 
ρp Resistivity of the conductor in the primary winding (Ωmm²/m) 
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